Country
Full text data for US,EP,CN
Type
Legal Validity
Legal Status
Filing Date
Publication Date
Inventor
Assignee
Click to expand
IPC(Section)
IPC(Class)
IPC(Subclass)
IPC(Group)
IPC(Subgroup)
Agent
Agency
Claims Number
Figures Number
Citation Number of Times
Assignee Number
No. Publication Number Title Publication/Patent Number Publication/Patent Number Publication Date Publication Date
Application Number Application Number Filing Date Filing Date
Inventor Inventor Assignee Assignee IPC IPC
1
US10885875B2
Seamless or frameless display device having lens layer
Publication/Patent Number: US10885875B2 Publication Date: 2021-01-05 Application Number: 16/367,346 Filing Date: 2019-03-28 Inventor: Lin, Wen-tsan   Tsao, Cheng-han   Chen, Wen-lung   Assignee: AU OPTRONICS CORPORATION   IPC: G09G3/10 Abstract: The present invention provides a display device including a first display panel and a lens layer. The first display panel is provided with a first display area and a first frame located at a side of the first display area. The first display area includes a plurality of first pixels, and some of the first pixels form a first image adjustment area adjacent to the first frame. When the first image adjustment area receives a same first image source signal provided to the first display panel, brightness generated by the first pixels in the first image adjustment area is greater than that of the other first pixels in the first display area. The lens layer covers the first image adjustment area and the first frame and includes a plurality of lenses arranged side by side and respectively extending in an extending direction of the first frame.
2
US2021005679A1
PIXEL STRUCTURE AND DISPLAY DEVICE
Publication/Patent Number: US2021005679A1 Publication Date: 2021-01-07 Application Number: 16/811,132 Filing Date: 2020-03-06 Inventor: Ruan, Cheng-he   Assignee: AU Optronics Corporation   IPC: H01L27/32 Abstract: A pixel structure includes a transmissive area and a reflective area. The pixel structure includes a first transparent electrode, a second transparent electrode, a reflective electrode, a first switching element, and a second switching element. The first transparent electrode has a first portion and a second portion connected to each other. The first portion is disposed in the reflective area, and the second portion is disposed in the transmissive area and is narrower than the first portion. The second transparent electrode is disposed in the transmissive area. The reflective electrode is stacked on the first portion of the first transparent electrode and is isolated from the second transparent electrode. The first switching element is disposed in the reflective area and is electrically connected to the first transparent electrode. The second switching element is disposed in the reflective area and is electrically connected to the second transparent electrode.
3
US10885872B2
Display device and screen displaying method
Publication/Patent Number: US10885872B2 Publication Date: 2021-01-05 Application Number: 16/731,135 Filing Date: 2019-12-31 Inventor: Hsu, Tzu-hui   Assignee: AU OPTRONICS CORPORATION   IPC: G09G5/00 Abstract: A display device and screen displaying method are provided in this disclosure. The screen displaying method includes the following operations: detecting whether a noise signal on a conducting wire by a detecting unit; outputting a horizontal synchronizing signal and a data signal to a source driving circuit by a timing controller; wherein the data signal includes a first frame data voltage and a second frame data voltage according to the timing sequence; and receiving the first frame data voltage and the second frame data voltage by the source driving circuit, when the detecting unit is configured to detect the noise signal, the processor is configured to selectively output the first frame data voltage or the second frame data voltage.
4
US10884297B2
Pixel structure
Publication/Patent Number: US10884297B2 Publication Date: 2021-01-05 Application Number: 16/578,289 Filing Date: 2019-09-21 Inventor: Lin, Chin-an   Tien, Kun-cheng   Assignee: Au Optronics Corporation   IPC: G02F1/1343 Abstract: A pixel structure includes a first sub-pixel, a second sub-pixel, and a third sub-pixel. Each of first pixel electrodes has first branch portions. Each of the first pixel electrodes has a first outline. The first branch portions of each of the first pixel electrodes and one of first connecting electrodes have a first junction. The first junction has a length. The first outline has a length. Each of the first sub-pixel, the second sub-pixel, and the third sub-pixel has a first ratio of the length of the first junction to the length of the first outline. The first ratios of at least two of the first sub-pixel, the second sub-pixel, and the third sub-pixel are substantially different.
5
US10884552B2
Touch panel with sensor elements
Publication/Patent Number: US10884552B2 Publication Date: 2021-01-05 Application Number: 16/664,964 Filing Date: 2019-10-28 Inventor: Cheng, Mao-hsun   Hung, Chia-che   Assignee: Au Optronics Corporation   IPC: G06F3/042 Abstract: A touch panel includes a substrate and a first sensor element disposed on the substrate. The first sensor element includes a light-shielding conductive layer, a first transparent conductive layer, a first photosensitive layer, and a first electrode electrically connected to the first photosensitive layer. The light-shielding conductive layer and the first transparent conductive layer are interposed between the first substrate and the first photosensitive layer. A transmittance of the light-shielding conductive layer is smaller than a transmittance of the first transparent conductive layer.
6
US10884304B2
Display panel and display device
Publication/Patent Number: US10884304B2 Publication Date: 2021-01-05 Application Number: 16/183,733 Filing Date: 2018-11-08 Inventor: Jian, Bo-ru   Chan, Wei-liang   Wu, Chen-yi   Lee, Mei-hui   Chang, Chi-hsiung   Lin, Tai-tso   Assignee: Au Optronics Corporation   IPC: G02F1/1362 Abstract: A display panel includes a first substrate, a second substrate, a display medium layer, pixel units, and a light-shielding conductive pattern layer. The first substrate has a first inner surface and a first outer surface, and the first outer surface serves as a display surface of the display panel. The second substrate is disposed opposite to the first substrate and has a second inner surface and a second outer surface. The display medium layer is disposed between the first inner surface and the second inner surface. The pixel units are disposed between the display medium layer and the first inner surface, and at least one of the pixel units includes an active element. The light-shielding conductive pattern layer is disposed between the display medium layer and the second inner surface, at least partially overlaps the active element in a vertical projection direction, and includes a first patterned light-shielding conductive layer and a first patterned low-reflection layer. The first patterned light-shielding conductive layer is disposed between the first patterned low-reflection layer and the second substrate.
7
US2021005750A1
SEMICONDUCTOR SUBSTRATE
Publication/Patent Number: US2021005750A1 Publication Date: 2021-01-07 Application Number: 16/783,045 Filing Date: 2020-02-05 Inventor: Lin, Wei-ting   Wang, Dean   Cheng, Chun-cheng   Assignee: Au Optronics Corporation   IPC: H01L29/786 Abstract: A semiconductor substrate includes a substrate, a first metal oxide semiconductor layer, a first insulating layer, a first conductive layer, a second insulating layer, a second conductive layer, and a second metal oxide semiconductor layer. The first transistor includes a first metal oxide semiconductor pattern of the first metal oxide semiconductor layer, a first gate of the first conductive layer, a first source of the second conductive layer, and a first drain of the second conductive layer. The second transistor includes a second metal oxide semiconductor pattern of the first metal oxide semiconductor layer, a second gate of the first conductive layer, a second source of the second conductive layer, a second drain of the second conductive layer, and a third metal oxide semiconductor pattern of the second metal oxide semiconductor layer.
8
US10884533B2
Touch display device
Publication/Patent Number: US10884533B2 Publication Date: 2021-01-05 Application Number: 16/406,040 Filing Date: 2019-05-08 Inventor: Lin, Tai-hsuan   Chien, Yu-feng   Assignee: Au Optronics Corporation   IPC: G06F3/041 Abstract: A touch display device includes a display panel and an electrode layer. The display panel includes a plurality of sub-pixels. The electrode layer is disposed on the display panel, and has a dummy electrode area and a touch electrode area. The electrode layer includes a plurality of repeated units and a plurality of connection structures. The repeated units are disposed in the dummy electrode area and the touch electrode area. Each of the repeated units overlaps with at least one sub pixel. Each of the repeated units includes a plurality of slits. The slits include a straight line slit and a bent line slit connected with the straight line slit. The connection structures are disposed in the slits of the repeated units disposed in the touch electrode area. Each of the repeated units disposed in the touch electrode area has at least one connection structure.
9
US10886302B1
Device substrate
Publication/Patent Number: US10886302B1 Publication Date: 2021-01-05 Application Number: 16/783,179 Filing Date: 2020-02-06 Inventor: Huang, Pao-yu   Chen, Kuan-yu   Assignee: Au Optronics Corporation   IPC: H01L27/12 Abstract: A device substrate includes a substrate, a first output circuit, a first auxiliary circuit, and a first backup circuit. The substrate has an active area and a peripheral area located on at least one side of the active area. A cutting path overlaps the active area and the peripheral area. The first output circuit is located on the peripheral area. The first auxiliary circuit is located on the peripheral area. The first auxiliary circuit overlaps the cutting path. The first backup circuit is located on the peripheral area and is electrically connected with the first auxiliary circuit. The first auxiliary circuit and the first backup circuit are pull-down circuits or are pull-up circuits. The shortest distance between the first backup circuit and the cutting path is from 125 microns to 300 microns.
10
US10886488B2
Display device
Publication/Patent Number: US10886488B2 Publication Date: 2021-01-05 Application Number: 16/293,650 Filing Date: 2019-03-06 Inventor: Hsu, Ya-ting   Hsu, Li-chih   Hsueh, Chih-ling   Assignee: Au Optronics Corporation   IPC: H01L51/50 Abstract: A display device is provided. The display device includes a first substrate, a first element layer, a first light-emitting element layer, a second substrate, a second element layer, and a second light-emitting element layer. The first element layer is disposed on the first substrate and includes a first active element. The first light-emitting element layer is disposed on the first element layer and includes a first light-emitting element, the first light-emitting element is electrically connected to the first active element and includes a first light-emitting layer. The second substrate is disposed on the first light-emitting element. The second element layer is disposed on the second substrate and includes a second active element. The second light-emitting element layer is disposed on the second element layer and includes a second light-emitting element, the second light-emitting element is electrically connected to the second active element and includes a second light-emitting layer. The first light-emitting layer and the second light-emitting layer do not overlap with each other in the normal direction of the first substrate.
11
US2020073505A1
SENSING COMPONENT AND PULSE MEASURING METHOD
Publication/Patent Number: US2020073505A1 Publication Date: 2020-03-05 Application Number: 16/513,870 Filing Date: 2019-07-17 Inventor: Lu, Wen-je   Liu, Yu-jung   Assignee: AU Optronics Corporation   IPC: G06F3/041 Abstract: A sensing component includes multiple piezoelectric pressure sensors. The piezoelectric pressure sensor includes a piezoelectric material layer, a thin film transistor array and an induced electrode. The piezoelectric material layer is configured to measure pulse at multiple positions to generate the corresponding multiple pulse signals. The thin film transistor array electrically coupled to the piezoelectric material layer includes multiple transistors. The transistor includes a first terminal, a second terminal and a control terminal. The first terminal is configured to receive one of the pulse signals. The second terminal coupled to a data line is configured to output a first sensing signal according to the one of the pulse signals. The control terminal is configured to receive a clock signal. The induced electrode coupled to the piezoelectric material layer is configured to receive another one of the pulse signals to output a second sensing signal.
12
US2020183454A1
DISPLAY DEVICE
Publication/Patent Number: US2020183454A1 Publication Date: 2020-06-11 Application Number: 16/704,362 Filing Date: 2019-12-05 Inventor: Hung, Po-lan   Huang, Yu-tsung   Shen, Wen-pin   Hsu, Li-chih   Wu, Pei-chia   Wang, Yen-po   Assignee: AU OPTRONICS CORPORATION   IPC: G06F1/16 Abstract: The present invention provides a display device including: a backlight module, including a back bezel having a bottom surface, and a frame having a side wall portion, where the side wall portion has an inner side surface and an outer side surface, and the back bezel faces the inner side surface of the side wall portion; a display module, disposed on the backlight module and supported by the frame; a tape, attached to the outer side surface of the side wall portion of the frame and extending to the bottom surface of the back bezel; and a sealant, disposed and extending from an end edge of the display module to the bottom surface of the back bezel through an outer side of the outer side surface of the side wall portion of the frame, and at least partially covering the tape.
13
US2020201114A1
DISPLAY MODULE
Publication/Patent Number: US2020201114A1 Publication Date: 2020-06-25 Application Number: 16/657,039 Filing Date: 2019-10-18 Inventor: Tseng, Li-wei   Wu, Chih-kang   Tsai, Shau-yu   Chen, Li-jia   Assignee: AU OPTRONICS CORPORATION   IPC: G02F1/1335 Abstract: A display module includes a display panel including two substrates and a display medium sandwiched between the two substrates, a wavelength modulation unit including a carrier substrate and a wavelength modulation layer on the carrier substrate, the carrier substrate having a coefficient of thermal expansion substantially matching coefficients of thermal expansion of the two substrates, an adhesive layer bonding the display panel and the wavelength modulation unit to form a space between the display panel and the wavelength modulation unit, and an optical film interposed in the space to be clamped between the display panel and the wavelength modulation unit.
14
US2020302882A1
PIXEL STRUCTURE, PIXEL ARRAY STRUCTURE, AND RELATED DRIVING METHOD
Publication/Patent Number: US2020302882A1 Publication Date: 2020-09-24 Application Number: 16/528,728 Filing Date: 2019-08-01 Inventor: Cheng, Wei-ming   Lee, Seok-lyul   Assignee: AU Optronics Corporation   IPC: G09G3/36 Abstract: A pixel structure includes a switching element, a first electrode, and a second electrode. The first electrode includes two first main portions parallel to an extension direction of the data line, a girder portion coupled between the two first main portions, and two connection portions coupled between the two first main portions. The girder portion and the two connection portions are parallel to an extension direction of the scan line, and the girder portion is disposed between the two connection portions. The second electrode includes a second main portion parallel to the extension direction of the data line, multiple branch portions symmetrically coupled with the second main portion, and two extension portions parallel to the extension direction of the data line. Each of the two extension portions is coupled with two of the multiple branch portions.
15
US2020292860A1
Display Device
Publication/Patent Number: US2020292860A1 Publication Date: 2020-09-17 Application Number: 16/655,512 Filing Date: 2019-10-17 Inventor: Chien, Chih-wei   Tseng, Li-wei   Tsai, Shau-yu   Assignee: AU OPTRONICS CORPORATION   IPC: G02F1/1345 Abstract: A display device including a display panel, a film, a flexible connecting unit, a first glue, and a second glue. The film is stacked on an outer surface of the display panel and has an extension portion extending out of the outer surface. The flexible connecting unit connects to the display panel and extends out from a first end of the display panel. A gap exists between the flexible connecting unit and the extension portion while the first glue is at least partially distributed within the gap. The second glue at least partially distributed between the flexible connecting unit and the edge of the first end, and the second glue is different from the first glue.
16
US2020312224A1
CONTROL CIRCUIT
Publication/Patent Number: US2020312224A1 Publication Date: 2020-10-01 Application Number: 16/505,784 Filing Date: 2019-07-09 Inventor: Lin, Chun-feng   Yang, Chuang-cheng   Lee, Ming-hsien   Lin, Yi-cheng   Chiu, Wei-chia   Assignee: AU Optronics Corporation   IPC: G09G3/32 Abstract: A control circuit includes a power supply switch unit and a reset switch unit. The power supply switch unit is electrically connected to a data line and a pixel circuit. When the data line has a data voltage, the power supply switch unit is turned on according to a power supply signal, so that the pixel circuit is charged by the data voltage. The reset switch unit is electrically connected to the pixel circuit. After the pixel circuit is charged by the data voltage, the reset switch unit is turned on according to the reset signal to reset a voltage of the pixel circuit to the reset voltage.
17
US10607546B2
Pixel circuit
Publication/Patent Number: US10607546B2 Publication Date: 2020-03-31 Application Number: 16/009,716 Filing Date: 2018-06-15 Inventor: Cheng, Mao-hsun   Assignee: AU OPTRONICS CORPORATION   IPC: G09G3/3258 Abstract: A pixel circuit includes a light emitting component, a storage capacitor, a driving transistor, a first switch, a second switch, a third switch, and a fourth switch. A first end of the driving transistor is configured to receive a supply voltage, and a second end of the driving transistor is electrically connected to an anode end of the light emitting component. The first switch is configured to provide a first reference voltage to a second end of the storage capacitor. The second switch is configured to provide the supply voltage to the first end of the storage capacitor. The third switch and the fourth switch are configured to provide an operating voltage corresponding to a data voltage and a threshold voltage of the third switch to the second end of the storage capacitor.
18
US10533906B2
Pressure sensing array and pressure sensing method
Publication/Patent Number: US10533906B2 Publication Date: 2020-01-14 Application Number: 15/659,944 Filing Date: 2017-07-26 Inventor: Chen, Chi-cheng   Liu, Gui-wen   Assignee: AU OPTRONICS CORPORATION   IPC: G01L1/14 Abstract: A pressure sensing array includes a plurality of pressure sensing units and a control unit. Each of the pressure sensing units includes a plurality of first electrode blocks and a plurality of second electrode blocks. The second electrode blocks are arranged in a staggered manner along a first direction or a second direction, in which the first direction is substantially perpendicular to the second direction. The control unit is coupled to the pressure sensing units and used for controlling the first electrode blocks and the second electrode blocks of the each of the pressure sensing units to be turned on or off respectively.
19
US10559270B2
Array substrate and display panel
Publication/Patent Number: US10559270B2 Publication Date: 2020-02-11 Application Number: 15/828,912 Filing Date: 2017-12-01 Inventor: Chi, Yu-min   Su, Sung-yu   Assignee: AU OPTRONICS CORPORATION   IPC: G09G3/36 Abstract: An array substrate includes three first conductive lines, three second conductive lines, and four switches. The three first conductive lines are sequentially and consecutively arranged along a direction, and the three second conductive lines are sequentially and consecutively arranged along another direction and intersect the first conductive lines. The four switches are respectively connected to the corresponding first conductive lines and the corresponding second conductive lines. Two of the switches are connected to the second one of the first conductive lines and are substantially located between two adjacent second conductive lines, and the other two of the switches are not connected to the second one of the first conductive lines and are substantially located between the other two adjacent second conductive lines.
20
US10559274B2
Multiplexer and method for driving the same
Publication/Patent Number: US10559274B2 Publication Date: 2020-02-11 Application Number: 15/437,589 Filing Date: 2017-02-21 Inventor: Xi, Peng-bo   Su, Sung-yu   Assignee: AU OPTRONICS CORPORATION   IPC: G09G3/00 Abstract: A multiplexer is provided herein. The multiplexer has a plurality of first driving units and a plurality of second driving units. Each of the first driving units has a first data voltage input terminal, and each of the second driving units has a second data voltage input terminal. The first data voltage input terminal and the second data voltage input terminal are configured to receive pixel voltage signals with different polarities. In the first driving unit, a voltage difference between a gate and a drain of a transistor is controlled by a first reset signal, wherein the transistor of the first driving unit is coupled to the first data voltage input terminal and a first data line. In the second driving unit, a voltage difference between a gate and a drain of a transistor is controlled by a second reset signal, wherein the transistor of the second driving unit is coupled to the second data voltage input terminal and a second data line.