Country
Full text data for US,EP,CN
Type
Legal Validity
Legal Status
Filing Date
Publication Date
Inventor
Assignee
Click to expand
IPC(Section)
IPC(Class)
IPC(Subclass)
IPC(Group)
IPC(Subgroup)
LOC
Agent
Agency
Claims Number
Figures Number
Citation Number of Times
Assignee Number
No. Publication Number Title Publication/Patent Number Publication/Patent Number Publication Date Publication Date
Application Number Application Number Filing Date Filing Date
Inventor Inventor Assignee Assignee IPC IPC
1
US2021012118A1
SYSTEM AND METHOD FOR CONTINUOUS OPERATION OF VISION/RADAR SYSTEMS IN PRESENCE OF BIT ERRORS
Publication/Patent Number: US2021012118A1 Publication Date: 2021-01-14 Application Number: 16/505,522 Filing Date: 2019-07-08 Inventor: Bohacik, Pavel   Singh, Shreya   Jain, Nishant   Goel, Anshul   Jain, Shivali   Jain, Naveen Kumar   Assignee: NXP USA, Inc.   IPC: G06K9/00 Abstract: A radar and/or camera system may include a receiver subsystem that receives image and/or radar data from one or more imaging/radar subsystems via multiple data lanes. A vision processor of the system may receive a data stream that includes the image and/or radar data and one or more synchronization signals including a vertical sync signal. The receiver subsystem may include a timing event generator that toggles the vertical sync signal in response to detecting certain timing event errors in order to correct these timing event errors without interrupting normal operation of the system. The receiver subsystem may include sync monitoring circuitry that may detect synchronization errors that occur when synchronization signal pulses received by the receiver subsystem do not match a predefined synchronization pattern within a scan window of predefined length. The system may be reset in response to detection of such synchronization errors.
2
EP3764639A1
SYSTEM AND METHOD FOR CONTINUOUS OPERATION OF VISION/RADAR SYSTEMS IN PRESENCE OF BIT ERRORS
Publication/Patent Number: EP3764639A1 Publication Date: 2021-01-13 Application Number: 20182811.8 Filing Date: 2020-06-29 Inventor: Bohacik, Pavel   Singh, Shreya   Jain, Nishant   Goel, Anshul   Jain, Shivali   Jain, Naveen Kumar   Assignee: NXP USA, Inc.   IPC: H04N7/18 Abstract: A radar and/or camera system may include a receiver subsystem that receives image and/or radar data from one or more imaging/radar subsystems via multiple data lanes. A vision processor of the system may receive a data stream that includes the image and/or radar data and one or more synchronization signals including a vertical sync signal. The receiver subsystem may include a timing event generator that toggles the vertical sync signal in response to detecting certain timing event errors in order to correct these timing event errors without interrupting normal operation of the system. The receiver subsystem may include sync monitoring circuitry that may detect synchronization errors that occur when synchronization signal pulses received by the receiver subsystem do not match a predefined synchronization pattern within a scan window of predefined length. The system may be reset in response to detection of such synchronization errors.