Country
Full text data for US,EP,CN
Type
Legal Validity
Legal Status
Filing Date
Publication Date
Inventor
Assignee
Click to expand
IPC(Section)
IPC(Class)
IPC(Subclass)
IPC(Group)
IPC(Subgroup)
Agent
Agency
Claims Number
Figures Number
Citation Number of Times
Assignee Number
No. Publication Number Title Publication/Patent Number Publication/Patent Number Publication Date Publication Date
Application Number Application Number Filing Date Filing Date
Inventor Inventor Assignee Assignee IPC IPC
1 US10659080B2
Data processing device and data processing method
Publication/Patent Number: US10659080B2 Publication Date: 2020-05-19 Application Number: 15/980,374 Filing Date: 2018-05-15 Inventor: Ikegaya, Ryoji   Yamamoto, Makiko   Shinohara, Yuji   Assignee: Saturn Licensing LLC   IPC: H03M13/27 Abstract: The present technology relates to a data processing device and a data processing method capable of securing excellent communication quality in data transmission using an LDPC code. In group-wise interleave, an LDPC code having a code length N of 64800 bits and a coding rate r of 9/15, 11/15, or 13/15 is interleaved in units of bit groups of 360 bits. In group-wise deinterleave, a sequence of LDPC codes after the group-wise interleave is returned to an original sequence. The present technology, for example, can be applied to a case where data transmission using an LDPC code or the like is performed. The present technology relates to a data processing device and a data processing method capable of securing excellent communication quality in data transmission using an LDPC code. In group-wise interleave, an LDPC code having a code length N of 64800 bits and a coding rate r of ...More ...Less
2 US2020073912A1
INFORMATION PROCESSING DEVICE AND INFORMATION PROCESSING METHOD
Publication/Patent Number: US2020073912A1 Publication Date: 2020-03-05 Application Number: 16/463,193 Filing Date: 2018-06-29 Inventor: Hiroi, Toshiyuki   Nakamura, Akira   Yamamoto, Makiko   Ikegaya, Ryoji   Assignee: SONY CORPORATION   IPC: G06F17/16 Abstract: There is provided an information processing device to reduce a processing load associated with inner product operations while also guaranteeing the quantization granularity of weight coefficients, the information processing device including: a multiply-accumulate operation circuit configured to execute a multiply-accumulate operation on the basis of multiple input values and multiple weight coefficients that are quantized by an exponential representation and that correspond to each of the input values. Exponents of the quantized weight coefficients are expressed by fractions taking a predetermined divisor as a denominator, and the multiply-accumulate operation circuit performs the multiply-accumulate operation using different addition multipliers on the basis of a remainder determined from the divisor. There is provided an information processing device to reduce a processing load associated with inner product operations while also guaranteeing the quantization granularity of weight coefficients, the information processing device including: a multiply-accumulate operation ...More ...Less
3 US10635528B2
Memory controller and method of controlling memory controller
Publication/Patent Number: US10635528B2 Publication Date: 2020-04-28 Application Number: 15/323,574 Filing Date: 2015-05-20 Inventor: Shinbashi, Tatsuo   Sakai, Lui   Ikegaya, Ryoji   Assignee: SONY CORPORATION   IPC: G11C29/52 Abstract: A utilization efficiency of a memory is improved. A codeword generation unit generates a codeword in an error detection and correction code from data to be encoded. A write control unit writes one of data obtained by inverting the codeword and the codeword into the memory cell as write data. A read data error correction unit reads out the write data from the memory cell as read data, and corrects an error in the read data. An inversion data error correction unit corrects an error in inversion data obtained by inverting the read data. A correction data output unit, when the number of errors of either only one of the read data and the inversion data does not exceed an error correction capability of the error detection and correction code, selects and outputs the one where the error is corrected as correction data. A utilization efficiency of a memory is improved. A codeword generation unit generates a codeword in an error detection and correction code from data to be encoded. A write control unit writes one of data obtained by inverting the codeword and the codeword into the memory cell ...More ...Less
4 US2020007165A1
DATA PROCESSING DEVICE AND DATA PROCESSING METHOD
Publication/Patent Number: US2020007165A1 Publication Date: 2020-01-02 Application Number: 16/566,144 Filing Date: 2019-09-10 Inventor: Ikegaya, Ryoji   Yamamoto, Makiko   Shinohara, Yuji   Assignee: SONY CORPORATION   IPC: H03M13/27