My View
My Keyword Group
My Searches
Analyze
Patent Alerts
All
(0)
Total 79 results Used time 0.027 s
No. | Publication Number | Title | Publication/Patent Number Publication/Patent Number |
Publication Date
Publication Date
|
Application Number Application Number |
Filing Date
Filing Date
|
Inventor Inventor | Assignee Assignee |
IPC
IPC
|
|||||
![]() |
1 | EP3329313B1 |
LENS ATTACHED SUBSTRATE, LAYERED LENS STRUCTURE, CAMERA MODULE, MANUFACTURING APPARATUS, AND MANUFACTURING METHOD
|
Publication/Patent Number: EP3329313B1 | Publication Date: 2021-02-17 | Application Number: 16751016.3 | Filing Date: 2016-07-15 | Inventor: Moriya, Yusuke Iwasaki, Masanori Oinoue, Takashi Hagimoto, Yoshiya Matsugai, Hiroyasu Itou, Hiroyuki Saito, Suguru Ohshima, Keiji Fujii, Nobutoshi Tazawa, Hiroshi Shiraiwa, Toshiaki Ishida, Minoru | Assignee: Sony Semiconductor Solutions Corporation | IPC: G02B13/00 | ||||
![]() |
2 | EP3329315B1 |
STACKED LENS STRUCTURE, METHOD OF MANUFACTURING THE SAME, AND ELECTRONIC APPARATUS
|
Publication/Patent Number: EP3329315B1 | Publication Date: 2021-03-31 | Application Number: 16751020.5 | Filing Date: 2016-07-19 | Inventor: Yamamoto, Atsushi Takeuchi, Koichi Kurobe, Toshihiro Matsugai, Hiroyasu Itou, Hiroyuki Saito, Suguru Ohshima, Keiji Fujii, Nobutoshi Tazawa, Hiroshi Shiraiwa, Toshiaki Ishida, Minoru | Assignee: Sony Semiconductor Solutions Corporation | IPC: G02B13/00 | ||||
![]() |
3 | US10690814B2 |
Lens substrate, semiconductor device, and electronic apparatus
|
Publication/Patent Number: US10690814B2 | Publication Date: 2020-06-23 | Application Number: 15/747,302 | Filing Date: 2016-07-19 | Inventor: Shiraiwa, Toshiaki Okamoto, Masaki Matsugai, Hiroyasu Itou, Hiroyuki Saito, Suguru Ohshima, Keiji Fujii, Nobutoshi Tazawa, Hiroshi Ishida, Minoru | Assignee: Sony Semiconductor Solutions Corporation | IPC: G02B3/00 | Abstract: Influence of chipping in case of dicing a plurality of stacked substrates is reduced. Provided is a semiconductor device where a substrate, in which a groove surrounding a pattern configured with a predetermined circuit or part is formed, is stacked. The present technology can be applied to, for example, a stacked lens structure where through-holes are formed in each substrate and lenses are disposed in inner sides of the through-holes, a camera module where a stacked lens structure and a light-receiving device are incorporated, a solid-state imaging device where a pixel substrate and a control substrate are stacked, and the like. | |||
![]() |
4 | EP3329312B1 |
LENS ATTACHED SUBSTRATE, LAYERED LENS STRUCTURE, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE
|
Publication/Patent Number: EP3329312B1 | Publication Date: 2020-09-23 | Application Number: 16751021.3 | Filing Date: 2016-07-19 | Inventor: Yoshioka, Hirotaka Matsugai, Hiroyasu Itou, Hiroyuki Saito, Suguru Ohshima, Keiji Fujii, Nobutoshi Tazawa, Hiroshi Shiraiwa, Toshiaki Ishida, Minoru | Assignee: Sony Semiconductor Solutions Corporation | IPC: G02B7/02 | ||||
![]() |
5 | US10534162B2 |
Lens attached substrate, layered lens structure, manufacturing method thereof, and electronic device
|
Publication/Patent Number: US10534162B2 | Publication Date: 2020-01-14 | Application Number: 15/741,549 | Filing Date: 2016-07-19 | Inventor: Yoshioka, Hirotaka Matsugai, Hiroyasu Itou, Hiroyuki Saito, Suguru Ohshima, Keiji Fujii, Nobutoshi Tazawa, Hiroshi Shiraiwa, Toshiaki Ishida, Minoru | Assignee: Sony Semiconductor Solutions Corporation | IPC: G02B27/10 | Abstract: Substrates with lenses having lenses disposed therein are aligned with high accuracy. A stacked lens structure has a configuration in which substrates with lenses having a lens disposed on an inner side of a through-hole formed in the substrate are direct-bonded and stacked. In particular, one or more air grooves formed in surfaces of the substrates reduces an influence of air inside a void portion between adjacent lenses of a layered lens structure. | |||
![]() |
6 | EP3328623B1 |
LENS SUBSTRATE, MANUFACTURING METHOD AND ELECTRONIC APPARATUS
|
Publication/Patent Number: EP3328623B1 | Publication Date: 2020-12-09 | Application Number: 16751674.9 | Filing Date: 2016-07-19 | Inventor: Shiraiwa, Toshiaki Okamoto, Masaki Matsugai, Hiroyasu Itou, Hiroyuki Saito, Suguru Ohshima, Keiji Fujii, Nobutoshi Tazawa, Hiroshi Ishida, Minoru | Assignee: Sony Semiconductor Solutions Corporation | IPC: B29D11/00 |