Country
Full text data for US,EP,CN
Type
Legal Validity
Legal Status
Filing Date
Publication Date
Inventor
Assignee
Click to expand
IPC(Section)
IPC(Class)
IPC(Subclass)
IPC(Group)
IPC(Subgroup)
Agent
Agency
Claims Number
Figures Number
Citation Number of Times
Assignee Number
No. Publication Number Title Publication/Patent Number Publication/Patent Number Publication Date Publication Date
Application Number Application Number Filing Date Filing Date
Inventor Inventor Assignee Assignee IPC IPC
1
US2021084247A1
CMOS IMAGE SENSOR AND METHOD OF OPERATING PIXEL ARRAY BY CMOS IMAGE SENSOR
Publication/Patent Number: US2021084247A1 Publication Date: 2021-03-18 Application Number: 16/571,217 Filing Date: 2019-09-16 Inventor: Yin, Chin   Chou, Po-sheng   Yeh, Shang-fu   Chao, Calvin Yi-ping   Lee, Chih-lin   Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.   IPC: H04N5/378 Abstract: A CMOS image sensor, and a method of operating a pixel array by a CMOS image sensor is provided. The CMOS image sensor includes a sensor, and a readout circuit. The sensor is configured to generate a first voltage signal and a first reset signal. The readout circuit is configured to perform a first readout operation by reading out the first reset signal and the first voltage signal simultaneously at a first predetermined time. After the first readout operation, the readout circuit turns on a plurality of switches to obtain a common-mode signal by making the first reset signal equal to the first voltage signal and re-perform a second readout operation by reading out the common-mode signal at a second predetermined time. The first predetermined time and the second predetermined time do not overlap each other.
2
US11006064B2
CMOS image sensor and method of operating pixel array by CMOS image sensor
Publication/Patent Number: US11006064B2 Publication Date: 2021-05-11 Application Number: 16/571,217 Filing Date: 2019-09-16 Inventor: Yin, Chin   Chou, Po-sheng   Yeh, Shang-fu   Chao, Calvin Yi-ping   Lee, Chih-lin   Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.   IPC: H04N5/357 Abstract: A CMOS image sensor, and a method of operating a pixel array by a CMOS image sensor is provided. The CMOS image sensor includes a sensor, and a readout circuit. The sensor is configured to generate a first voltage signal and a first reset signal. The readout circuit is configured to perform a first readout operation by reading out the first reset signal and the first voltage signal simultaneously at a first predetermined time. After the first readout operation, the readout circuit turns on a plurality of switches to obtain a common-mode signal by making the first reset signal equal to the first voltage signal and re-perform a second readout operation by reading out the common-mode signal at a second predetermined time. The first predetermined time and the second predetermined time do not overlap each other.
3
US202018642A1
Time-To-Digital Converter Circuit and Method for Single-Photon Avalanche Diode Based Depth Sensing
Publication/Patent Number: US202018642A1 Publication Date: 2020-01-16 Application Number: 20/191,645 Filing Date: 2019-06-27 Inventor: Chou, Kuo-yu   Yeh, Shang-fu   Lee, Chih-lin   Yin, Chin   Chao, Calvin Yi-ping   Assignee: Taiwan Semiconductor Manufacturing Company Limited   IPC: H03L7/081 Abstract: A self-calibration time-to-digital converter (TDC) integrated circuit for single-photon avalanche diode (SPAD) based depth sensing is disclosed. The circuit includes a SPAD matrix with a plurality of SPAD pixels arranged in m rows and n columns, the SPAD pixels in each column of SPAD pixels are connected by a column bus; a global DLL unit with n buffers and n clock signals; and an image signal processing unit for receiving image signals from the column TDC array. The circuit can also include a row control unit configured to enable one SPAD pixel in each row for a transmitting signal; a circular n-way multiplexer for circularly multiplexing n clock signals in the global DLL unit; a column TDC array with n TDCs, each TDC further comprises a counter and a latch, the latch of each TDC is connected to the circular n-way multiplexer for circular multiplexing.
4
US10638078B2
Counter, counting method and apparatus for image sensing
Publication/Patent Number: US10638078B2 Publication Date: 2020-04-28 Application Number: 15/995,143 Filing Date: 2018-06-01 Inventor: Yeh, Shang-fu   Chou, Kuo-yu   Chao, Calvin Yi-ping   Lee, Chih-lin   Yin, Chin   Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.   IPC: H04N5/374 Abstract: A counter, a counting method and an apparatus for image sensing are introduced in the present disclosure. The counter includes a plurality of dual phase clock generators and a plurality of column counters. Each of the plurality of dual phase clock generator receives a common clock signal and generates dual phase clock signals which comprise a first clock signal and a second clock signal according to the common clock signal. Each of the plurality of column counters is coupled to one of the plurality of dual phase clock generators to receive the first clock signal and the second clock signal, and is configured to output a counting value according to the first clock signal and the second clock signal. Each of the plurality of dual phase clock generators provides the first clock signal and the second clock signal to a group of the plurality of column counters.
5
US2020018642A1
Time-To-Digital Converter Circuit and Method for Single-Photon Avalanche Diode Based Depth Sensing
Publication/Patent Number: US2020018642A1 Publication Date: 2020-01-16 Application Number: 16/454,358 Filing Date: 2019-06-27 Inventor: Yin, Chin   Lee, Chih-lin   Yeh, Shang-fu   Chou, Kuo-yu   Chao, Calvin Yi-ping   Assignee: Taiwan Semiconductor Manufacturing Company Limited   IPC: G01J1/44 Abstract: A self-calibration time-to-digital converter (TDC) integrated circuit for single-photon avalanche diode (SPAD) based depth sensing is disclosed. The circuit includes a SPAD matrix with a plurality of SPAD pixels arranged in m rows and n columns, the SPAD pixels in each column of SPAD pixels are connected by a column bus; a global DLL unit with n buffers and n clock signals; and an image signal processing unit for receiving image signals from the column TDC array. The circuit can also include a row control unit configured to enable one SPAD pixel in each row for a transmitting signal; a circular n-way multiplexer for circularly multiplexing n clock signals in the global DLL unit; a column TDC array with n TDCs, each TDC further comprises a counter and a latch, the latch of each TDC is connected to the circular n-way multiplexer for circular multiplexing.
6
US2020174105A1
METHOD AND APPARATUS FOR A HYBRID TIME-OF-FLIGHT SENSOR WITH HIGH DYNAMIC RANGE
Publication/Patent Number: US2020174105A1 Publication Date: 2020-06-04 Application Number: 16/656,424 Filing Date: 2019-10-17 Inventor: Yin, Chin   Wu, Meng-hsiu   Lee, Chih-lin   Chao, Calvin Yi-ping   Yeh, Shang-fu   Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.   IPC: G01S7/486 Abstract: Disclosed is a time-of-flight sensing apparatus and method. In one embodiment, a system for time-of-flight (TOF) sensing, comprising: a detector array comprising a plurality of single-photon avalanche detectors (SPADs); and a control circuit comprising at least two digital control arrays coupled to the detector array, a counter array coupled to the at least two digital control arrays, and a logical control unit coupled to the counter array and the at least two digital control arrays, wherein the detector array is configured to receive at least one reflected light pulse from a target, wherein a first digital control array, the counter array, and the logical control unit of the control circuit are configured to receive at least one avalanche pulses from each of the plurality of SPADs to determine a first distance between the detector array and the target in a first TOF mode, and wherein a second digital control array, the counter array, and the logical control unit of the control circuit are configured to receive the at least one avalanche pulse from the each of the plurality of SPADs to determine a second distance between the detector array and the target in a second TOF mode.
7
US2020408885A1
TIME-OF-LIGHT SENSING DEVICE AND METHOD THEREOF
Publication/Patent Number: US2020408885A1 Publication Date: 2020-12-31 Application Number: 16/454,091 Filing Date: 2019-06-27 Inventor: Yin, Chin   Yeh, Shang-fu   Chao, Calvin Yi-ping   Lee, Chih-lin   Wu, Meng-hsiu   Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.   IPC: G01S7/486 Abstract: A sensing device that is configured to determine a depth result based on time-of-flight value is introduced. The sensing device includes a delay locked loop circuit, a plurality of time-to-digital converters, a multiplexer and a digital integrator. The delay locked loop circuit is configured to output a plurality of delay clock signals through output terminals of the delay locked loop circuit. The plurality of time-to-digital converters include a plurality of latches. The multiplexer is configured to select a sub-group of m latches among the latches of the plurality of time-to-digital converters to be connected to the output terminals of the delay locked loop circuit according to a control signal. The digital integrator is coupled to the plurality of time-to-digital converters and is configured to integrate digital outputs generated by the time-to-digital converters in each of n cycles to generate n raw data frames, wherein m and n are natural numbers, and the n raw data frames are used to generate the depth result.
8
US2020119144A1
SEMICONDUCTOR DEVICE WITH LOW RANDOM TELEGRAPH SIGNAL NOISE
Publication/Patent Number: US2020119144A1 Publication Date: 2020-04-16 Application Number: 16/716,299 Filing Date: 2019-12-16 Inventor: Chou, Kuo-yu   Takahashi, Seiji   Yeh, Shang-fu   Lee, Chih-lin   Yin, Chin   Chao, Calvin Yi-ping   Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.   IPC: H01L29/06 Abstract: A semiconductor device comprises a source/drain diffusion area, and a first doped region. The source/drain diffusion area is defined between a first isolation structure and a second isolation structure. The source/drain diffusion area includes a source region, a drain region, and a device channel. The device channel is between the source region and the drain region. The first doped region is disposed along a first junction between the device channel and the first isolation structure in a direction from the source region to the drain region. The first doped region is separated from at least one of the source region and the drain region, and has a dopant concentration higher than that of the device channel. The semiconductor device of the present disclosure has low random telegraph signal noise and fewer defects.
9
US10270992B1
Sampling device and method for reducing noise
Publication/Patent Number: US10270992B1 Publication Date: 2019-04-23 Application Number: 15/828,292 Filing Date: 2017-11-30 Inventor: Yeh, Shang-fu   Lee, Chih-lin   Yin, Chin   Chou, Kuo-yu   Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.   IPC: H04N5/357 Abstract: A device includes a current source and sampling units. Each of the sampling units includes a transistor and a capacitor electrically coupled to a gate of the transistor. The sampling units are sequentially activated such that the capacitor samples a voltage of a column line of a pixel array and are activated together such that the transistor is turned on according to the sampled voltage of the capacitor, to drain a current from the current source through an output node to generate an output voltage thereat.
10
TWI659802B
Manual grinding device
Publication/Patent Number: TWI659802B Publication Date: 2019-05-21 Application Number: 106143272 Filing Date: 2017-12-08 Inventor: Chen, Wei-fang   Yin chin shu   Assignee: Yin chin shu   IPC: B24D15/08 Abstract: The present invention relates to a manual grinding device includes a base seat and a grinding group. The grinding group has two flexible members. The flexible member has several clipping sections which are isolated from one another. The clipping section is curved so that it has a convex surface. The convex surface of each clipping section is set a grinding layer. The two flexible members are fastened on the top of the base seat and opposing each other. And the clipping sections of the two flexible are intersected. So after pushing the blade of a knife between the clipping sections of the two flexible members, these clipping sections will clip the blade and the grinding layer will abut against the blade. Then while moving the knife around, the blade will rub the grinding layer.
11
TW201924854A
Manual grinding device
Publication/Patent Number: TW201924854A Publication Date: 2019-07-01 Application Number: 106143272 Filing Date: 2017-12-08 Inventor: Chen, Wei-fang   Yin chin shu   Assignee: Yin chin shu   IPC: B24B3/36 Abstract: The present invention relates to a manual grinding device includes a base seat and a grinding group. The grinding group has two flexible members. The flexible member has several clipping sections which are isolated from one another. The clipping section is curved so that it has a convex surface. The convex surface of each clipping section is set a grinding layer. The two flexible members are fastened on the top of the base seat and opposing each other. And the clipping sections of the two flexible are intersected. So after pushing the blade of a knife between the clipping sections of the two flexible members, these clipping sections will clip the blade and the grinding layer will abut against the blade. Then while moving the knife around, the blade will rub the grinding layer.
12
US2019373200A1
COUNTER, COUNTING METHOD AND APPARATUS FOR IMAGE SENSING
Publication/Patent Number: US2019373200A1 Publication Date: 2019-12-05 Application Number: 15/995,143 Filing Date: 2018-06-01 Inventor: Yeh, Shang-fu   Chou, Kuo-yu   Chao, Calvin Yi-ping   Lee, Chih-lin   Yin, Chin   Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.   IPC: H04N5/376 Abstract: A counter, a counting method and an apparatus for image sensing are introduced in the present disclosure. The counter includes a plurality of dual phase clock generators and a plurality of column counters. Each of the plurality of dual phase clock generator receives a common clock signal and generates dual phase clock signals which comprise a first clock signal and a second clock signal according to the common clock signal. Each of the plurality of column counters is coupled to one of the plurality of dual phase clock generators to receive the first clock signal and the second clock signal, and is configured to output a counting value according to the first clock signal and the second clock signal. Each of the plurality of dual phase clock generators provides the first clock signal and the second clock signal to a group of the plurality of column counters.
13
US2019333989A1
SEMICONDUCTOR DEVICE WITH LOW RANDOM TELEGRAPH SIGNAL NOISE
Publication/Patent Number: US2019333989A1 Publication Date: 2019-10-31 Application Number: 15/965,610 Filing Date: 2018-04-27 Inventor: Chou, Kuo-yu   Takahashi, Seiji   Yeh, Shang-fu   Lee, Chih-lin   Yin, Chin   Chao, Calvin Yi-ping   Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.   IPC: H01L29/06 Abstract: A semiconductor device comprises a source/drain diffusion area, and a first doped region. The source/drain diffusion area is defined between a first isolation structure and a second isolation structure. The source/drain diffusion area includes a source region, a drain region, and a device channel. The device channel is between the source region and the drain region. The first doped region is disposed along a first junction between the device channel and the first isolation structure in a direction from the source region to the drain region. The first doped region is separated from at least one of the source region and the drain region, and has a dopant concentration higher than that of the device channel. The semiconductor device of the present disclosure has low random telegraph signal noise and fewer defects.
14
US10510835B2
Semiconductor device with low random telegraph signal noise
Publication/Patent Number: US10510835B2 Publication Date: 2019-12-17 Application Number: 15/965,610 Filing Date: 2018-04-27 Inventor: Chou, Kuo-yu   Takahashi, Seiji   Yeh, Shang-fu   Lee, Chih-lin   Yin, Chin   Chao, Calvin Yi-ping   Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.   IPC: H01L29/06 Abstract: A semiconductor device comprises a source/drain diffusion area, and a first doped region. The source/drain diffusion area is defined between a first isolation structure and a second isolation structure. The source/drain diffusion area includes a source region, a drain region, and a device channel. The device channel is between the source region and the drain region. The first doped region is disposed along a first junction between the device channel and the first isolation structure in a direction from the source region to the drain region. The first doped region is separated from at least one of the source region and the drain region, and has a dopant concentration higher than that of the device channel. The semiconductor device of the present disclosure has low random telegraph signal noise and fewer defects.
15
MX2018010701A
METHODS FOR REDUCING PERINATAL MORBIDITY AND/OR MORTALITY.
Publication/Patent Number: MX2018010701A Publication Date: 2019-03-28 Application Number: 2018010701 Filing Date: 2016-03-09 Inventor: Sylvain, Chemtob   Sarah, Anne Robertson   Christiane, Quiniou   William, D. Lubell   Peck, Yin Chin   Sylvie, Girard   Doan-ngoc, Duc   Mathieu, Nadeau-vallee   David, Olson   Assignee: CHU SAINTE-JUSTINE   IPC: A61P25/00 Abstract: A method for preventing or reducing the risk of perinatal or neonatal morbidity and mortality caused by antenatal inflammation in humans is described. This method is based on the administration of a compound of formula I or a pharmaceutically acceptable salt thereof to an expectant human mother suffering from antenatal fetal inflammation. The method prevents or reduces the risk of organ damages, including brain, lung and intestinal damages, and sequelae therefrom, in the neonates, as well as the risk of neonatal death.
16
BRPI1012861A2
catalisador, e, uso do catalisador
Title (English): 1
Publication/Patent Number: BRPI1012861A2 Publication Date: 2018-02-27 Application Number: PI1012861 Filing Date: 2010-05-18 Inventor: Gotz-peter, Schindler   Oliver, Seel   Burkhard, Rabe   Gerald, Koermer   Godwin, Tafara Peter Mabande   Howard, Furbeck   Soo, Yin Chin   Dieter, Harms   Assignee: BASF SE   IPC: C07C5/48
17
TWI577585B
A HEADLIGHT AND AUXILIARY LIGHTING SWITCH DEVICE
Publication/Patent Number: TWI577585B Publication Date: 2017-04-11 Application Number: 104117897 Filing Date: 2015-06-03 Inventor: Chen, Wei Fang   Yin, Chin Shu   Assignee: YIN, CHIN SHU   IPC: B60Q1/06 Abstract: A headlight and auxiliary lighting switch device includes headlight unit and an auxiliary light unit. Thus
18
JP6167143B2
ILLUMINATION SWITCH-OVER SYSTEM FOR HEADLIGHT AND AUXILIARY LAMP
Publication/Patent Number: JP6167143B2 Publication Date: 2017-07-19 Application Number: 2015141178 Filing Date: 2015-07-15 Inventor: Chen, Wei Fang   Yin, Chin Shu   Assignee: YIN CHIN SHU   IPC: B60Q1/04 Abstract: PROBLEM TO BE SOLVED: To provide an illumination switch-over system for a headlight and an auxiliary lamp.SOLUTION: An illumination switch-over system for a headlight and an auxiliary lamp is configured from a headlight unit and an auxiliary lamp unit. The illumination switch-over system simultaneously activates a slant side lamp of the headlight unit or a lamp of the auxiliary lamp unit by control of a winker control end before traffic means approaches a curve so that a light source of the slant side lamp firstly illuminates a turning area thereby enlarging a visual field of an operator and causing the operator to reliably grasp road condition
19
JP2017019472A
ILLUMINATION SWITCH-OVER SYSTEM FOR HEADLIGHT AND AUXILIARY LAMP
Publication/Patent Number: JP2017019472A Publication Date: 2017-01-26 Application Number: 2015141178 Filing Date: 2015-07-15 Inventor: Chen, Wei Fang   Yin, Chin Shu   Assignee: YIN CHIN SHU   IPC: B60Q1/04 Abstract: PROBLEM TO BE SOLVED: To provide an illumination switch-over system for a headlight and an auxiliary lamp.SOLUTION: An illumination switch-over system for a headlight and an auxiliary lamp is configured from a headlight unit and an auxiliary lamp unit. The illumination switch-over system simultaneously activates a slant side lamp of the headlight unit or a lamp of the auxiliary lamp unit by control of a winker control end before traffic means approaches a curve so that a light source of the slant side lamp firstly illuminates a turning area thereby enlarging a visual field of an operator and causing the operator to reliably grasp road condition
20
DE102015110832A1
Beleuchtungssystem mit der Umschaltung zwischen Scheinwerfer und Standlicht
Title (English): Lighting system, switching between lamp and desk lamp
Publication/Patent Number: DE102015110832A1 Publication Date: 2017-01-12 Application Number: 102015110832 Filing Date: 2015-07-06 Inventor: Chen, Wei-fang   Yin chin shu   Assignee: Yin chin shu   IPC: B60Q1/12 Abstract: Beleuchtungssystem mit der Umschaltung zwischen Scheinwerfer und Hilfsleuchten
Total 3 pages