Country
Full text data for US and EP
Status
Type
Filing Date
Publication Date
Inventor
Assignee
Click to expand
IPC
No.
Publication Number
Title
Publication/Patent Number Publication/Patent Number
Publication date Publication date
Application number Application number
Filing date Filing date
Inventor Inventor
Assignee Assignee
IPC IPC
1
US10383254B2
Publication/Patent Number: US10383254B2
Publication date: 2019-08-13
Application number: 15/855,545
Filing date: 2017-12-27
Abstract: An electronic device is provided. The electronic device includes a heat source, a heat-conductive member and a heat-dissipating sheet. The heat-conductive member includes a recess, wherein the recess is thermally connected to the heat source. The heat-dissipating sheet is attached to the heat-conductive member, wherein the heat-dissipating sheet covers the recess. An electronic device is provided. The electronic device includes a heat source, a heat-conductive member and a heat-dissipating sheet. The heat-conductive member includes a recess, wherein the recess is thermally connected to the heat source. The heat-dissipating sheet is ...more ...less
2
US2019045664A1
Publication/Patent Number: US2019045664A1
Publication date: 2019-02-07
Application number: 15/855,545
Filing date: 2017-12-27
Abstract: An electronic device is provided. The electronic device includes a heat source, a heat-conductive member and a heat-dissipating sheet. The heat-conductive member includes a recess, wherein the recess is thermally connected to the heat source. The heat-dissipating sheet is attached to the heat-conductive member, wherein the heat-dissipating sheet covers the recess. An electronic device is provided. The electronic device includes a heat source, a heat-conductive member and a heat-dissipating sheet. The heat-conductive member includes a recess, wherein the recess is thermally connected to the heat source. The heat-dissipating sheet is ...more ...less
3
US2019130990A1
Publication/Patent Number: US2019130990A1
Publication date: 2019-05-02
Application number: 16/159,045
Filing date: 2018-10-12
Abstract: A method for testing firmware of an SSD includes: controlling a main memory to emulate volatile and non-volatile memories of the SSD, fetching a testing sequence and a testing criterion, fetching read/write operations from binary codes generated by compiling the firmware, determining whether the read/write operations are associated with a marker, executing the read/write operations when a result of determination is affirmative, otherwise discarding a read/write of data, monitoring whether processes of executing of the read/write operations meet the testing criterion, and generating a result of a test of the firmware when it is monitored that the testing criterion is met. A method for testing firmware of an SSD includes: controlling a main memory to emulate volatile and non-volatile memories of the SSD, fetching a testing sequence and a testing criterion, fetching read/write operations from binary codes generated by compiling the firmware ...more ...less
4
US2019139491A1
Publication/Patent Number: US2019139491A1
Publication date: 2019-05-09
Application number: 15/952,252
Filing date: 2018-04-13
Abstract: A driving control circuit with a compensating circuit detects pixel driving circuits in a display apparatus for compensating a threshold voltage in the pixel driving circuits. The compensating circuit electrically connects with the pixel driving circuits through a corresponding monitoring line. The pixel driving circuit sequentially operates during a detecting time period and a displaying period. Each pixel driving circuit comprises a driving transistor and an OLED. During the detecting time period, the compensating circuit charges a node in each pixel driving circuit by a constant current for speeding up a time of the detecting time period. The node is connected between a terminal of the driving transistor and the OLED in each pixel driving circuit. A driving control circuit with a compensating circuit detects pixel driving circuits in a display apparatus for compensating a threshold voltage in the pixel driving circuits. The compensating circuit electrically connects with the pixel driving circuits through a corresponding ...more ...less
5
US2019139492A1
Publication/Patent Number: US2019139492A1
Publication date: 2019-05-09
Application number: 15/952,254
Filing date: 2018-04-13
Abstract: A driving control system for driving pixel driving circuits in a display apparatus includes a selecting module, a compensating circuit, and a controller. The pixel driving circuit sequentially operates during a detecting time period and a displaying period. Each pixel driving circuit comprises a driving transistor and an OLED. During the detecting time period, the selecting circuit selects at least one of the pixel driving circuits, the driving transistor in the selected at least one of the pixel driving circuits becomes saturated, the compensating circuit detects a detecting current of the selected pixel driving circuit and converts the detecting current into a specified parameter, the controller adjusts a driving voltage provided to the selected pixel driving circuit based on the specified parameter. A driving control system for driving pixel driving circuits in a display apparatus includes a selecting module, a compensating circuit, and a controller. The pixel driving circuit sequentially operates during a detecting time period and a displaying period. Each pixel driving ...more ...less
6
US2019164741A1
Publication/Patent Number: US2019164741A1
Publication date: 2019-05-30
Application number: 15/827,709
Filing date: 2017-11-30
Abstract: A method includes providing a structure having a substrate and first and second fins over the substrate and oriented lengthwise generally along a first direction; epitaxially growing semiconductor source/drain (S/D) features over the first and second fins, wherein a first semiconductor S/D feature over the first fin merges with a second semiconductor S/D feature over the second fin; and performing a first etching process to an area between the first and second fins, wherein the first etching process separates the first and second semiconductor S/D features. A method includes providing a structure having a substrate and first and second fins over the substrate and oriented lengthwise generally along a first direction; epitaxially growing semiconductor source/drain (S/D) features over the first and second fins, wherein a first ...more ...less
7
US2019157159A1
Publication/Patent Number: US2019157159A1
Publication date: 2019-05-23
Application number: 15/816,155
Filing date: 2017-11-17
Abstract: A device that includes a substrate; semiconductor fins extending from the substrate; an isolation structure over the substrate and laterally between the semiconductor fins; a liner layer between sidewalls of the semiconductor fins and the isolation structure; and an etch stop layer between the substrate and the isolation structure and laterally between the semiconductor fins. The etch stop layer includes a material different than that of the isolation structure and the liner layer. A device that includes a substrate; semiconductor fins extending from the substrate; an isolation structure over the substrate and laterally between the semiconductor fins; a liner layer between sidewalls of the semiconductor fins and the isolation structure; and an etch stop ...more ...less
8
US10319581B1
Publication/Patent Number: US10319581B1
Publication date: 2019-06-11
Application number: 15/827,709
Filing date: 2017-11-30
Abstract: A method includes providing a structure having a substrate and first and second fins over the substrate and oriented lengthwise generally along a first direction; epitaxially growing semiconductor source/drain (S/D) features over the first and second fins, wherein a first semiconductor S/D feature over the first fin merges with a second semiconductor S/D feature over the second fin; and performing a first etching process to an area between the first and second fins, wherein the first etching process separates the first and second semiconductor S/D features. A method includes providing a structure having a substrate and first and second fins over the substrate and oriented lengthwise generally along a first direction; epitaxially growing semiconductor source/drain (S/D) features over the first and second fins, wherein a first ...more ...less
9
US10355108B2
Publication/Patent Number: US10355108B2
Publication date: 2019-07-16
Application number: 15/339,258
Filing date: 2016-10-31
Abstract: An exemplary method of forming a fin field effect transistor that includes first and second etching processes to form a fin structure. The fin structure includes an upper portion and a lower portion separated at a transition. The upper portion has sidewalls that are substantially perpendicular to the major surface of the substrate. The lower portion has tapered sidewalls on opposite sides of the upper portion and a base having a second width larger than the first width. An exemplary method of forming a fin field effect transistor that includes first and second etching processes to form a fin structure. The fin structure includes an upper portion and a lower portion separated at a transition. The upper portion has sidewalls that are ...more ...less
10
US2019067104A1
Publication/Patent Number: US2019067104A1
Publication date: 2019-02-28
Application number: 15/801,000
Filing date: 2017-11-01
Abstract: An embodiment method includes bonding a first die to a first side of an interposer, the interposer comprising a substrate; after bonding the first die to the first side of the interposer, depositing a first insulating layer on a second side of the interposer opposite the first side; patterning an opening through the substrate and the first insulating layer; and depositing a second insulating layer over the first insulating layer and along sidewalls and a lateral surface of the opening. The second insulating layer comprises silicon. The method further includes removing lateral portions of the second insulating layer to define a sidewall spacer on sidewalls of the opening and forming a through via in the opening, wherein the through via is electrically connected to the first die. An embodiment method includes bonding a first die to a first side of an interposer, the interposer comprising a substrate; after bonding the first die to the first side of the interposer, depositing a first insulating layer on a second side of the interposer opposite the first ...more ...less
11
US10439111B2
Publication/Patent Number: US10439111B2
Publication date: 2019-10-08
Application number: 15/788,757
Filing date: 2017-10-19
Abstract: A light-emitting device including at least one light-emitting unit, a wavelength conversion adhesive layer, and a reflective protecting element is provided. The light-emitting unit has an upper surface and a lower surface opposite to each other. The light-emitting unit includes two electrode pads, and the two electrode pads are located on the lower surface. The wavelength conversion adhesive layer is disposed on the upper surface. The wavelength conversion adhesive layer includes a low-concentration fluorescent layer and a high-concentration fluorescent layer. The high-concentration fluorescent layer is located between the low-concentration fluorescent layer and the light-emitting unit. The width of the high-concentration fluorescent layer is WH. The width of the low-concentration fluorescent layer is WL. The width of the light-emitting unit is WE. The light-emitting device further satisfies the following inequalities: WE<WL, WH<WL and 0.8<WH/WE≤1.2. Furthermore, a manufacturing method of the light-emitting device is also provided. A light-emitting device including at least one light-emitting unit, a wavelength conversion adhesive layer, and a reflective protecting element is provided. The light-emitting unit has an upper surface and a lower surface opposite to each other. The light-emitting unit includes ...more ...less
12
US2019031917A1
Publication/Patent Number: US2019031917A1
Publication date: 2019-01-31
Application number: 16/046,423
Filing date: 2018-07-26
Abstract: A method of forming a thermal insulation porous film includes mixing 100 parts by weight of polysilsesquioxane-containing polymer, 20 to 75 parts by weight of surfactant, and 20 to 2000 parts by weight of solvent to form a thermal insulation coating material, wherein the polysilsesquioxane-containing polymer in the thermal insulation coating material is tube-shaped or sheet-shaped. The thermal insulation coating material is coated on a substrate, and then dried and sintered to form a thermal insulation porous film. A method of forming a thermal insulation porous film includes mixing 100 parts by weight of polysilsesquioxane-containing polymer, 20 to 75 parts by weight of surfactant, and 20 to 2000 parts by weight of solvent to form a thermal insulation coating material, wherein the ...more ...less
13
US2019157240A1
Publication/Patent Number: US2019157240A1
Publication date: 2019-05-23
Application number: 16/028,813
Filing date: 2018-07-06
Inventor: