Country
Full text data for US and EP
Status
Type
Filing Date
Publication Date
Inventor
Assignee
Click to expand
IPC
No.
Publication Number
Title
Publication/Patent Number Publication/Patent Number
Publication date Publication date
Application number Application number
Filing date Filing date
Inventor Inventor
Assignee Assignee
IPC IPC
1
CN103811075B
Publication/Patent Number: CN103811075B
Publication date: 2018-02-02
Application number: 201310513810
Filing date: 2013-10-25
Abstract: The invention relates to an error detection and correction apparatus
2
US9608668B2
Publication/Patent Number: US9608668B2
Publication date: 2017-03-28
Application number: 14/528,555
Filing date: 2014-10-30
Abstract: Provided is an error correcting method including: executing, by an error-position detector, a determination process if a received word fails to satisfy a predetermined condition, the received word having a plurality of symbols, the determination process including determining if a determination-target symbol has an error or not, and detecting an error position, the error position being a position of the symbol having an error; changing, by a determination-target changing unit, the position of the determination-target symbol of the received word every time the determination process is executed; detecting, by an undetected-position detector, if the predetermined condition is satisfied, the error position of the symbol, for which the determination process is not executed, based on a relation between the error position and a variable generated from the received word; and correcting, by an error corrector, an error at the error position detected by the error-position detector and the undetected-position detector. Provided is an error correcting method including: executing, by an error-position detector, a determination process if a received word fails to satisfy a predetermined condition, the received word having a plurality of symbols, the determination process including determining if ...more ...less
3
US20170147433A1
Publication/Patent Number: US20170147433A1
Publication date: 2017-05-25
Application number: 15/323,574
Filing date: 2015-05-20
Abstract: A utilization efficiency of a memory is improved. A codeword generation unit generates a codeword in an error detection and correction code from data to be encoded. A write control unit writes one of data obtained by inverting the codeword and the codeword into the memory cell as write data. A read data error correction unit reads out the write data from the memory cell as read data, and corrects an error in the read data. An inversion data error correction unit corrects an error in inversion data obtained by inverting the read data. A correction data output unit, when the number of errors of either only one of the read data and the inversion data does not exceed an error correction capability of the error detection and correction code, selects and outputs the one where the error is corrected as correction data. A utilization efficiency of a memory is improved. A codeword generation unit generates a codeword in an error detection and correction code from data to be encoded. A write control unit writes one of data obtained by inverting the codeword and the codeword into the memory cell ...more ...less
4
CN103970645B
Publication/Patent Number: CN103970645B
Publication date: 2017-09-12
Application number: 201410042243
Filing date: 2014-01-28
Abstract: An error detection and correction unit includes: a first-code error detection section configured to detect whether or not each of a plurality of first code words in a second code word has an error
5
CN103632732B
Publication/Patent Number: CN103632732B
Publication date: 2017-07-11
Application number: 201310359855
Filing date: 2013-08-16
Assignee: Sony Corp.
Abstract: Provided is a memory control device
6
WO2016013285A1
Publication/Patent Number: WO2016013285A1
Publication date: 2016-01-28
Application number: 2015064448
Filing date: 2015-05-20
Abstract: The objective of the present technology is to improve the usage efficiency of a memory. An encoded word generation unit generates an encoded word from data to be encoded in error detection/correction encoding. A write processing unit writes to a memory cell
7
US9417956B2
Publication/Patent Number: US9417956B2
Publication date: 2016-08-16
Application number: 14/154,918
Filing date: 2014-01-14
Abstract: An error detection and correction unit includes: a first-code error detection section configured to detect whether or not each of a plurality of first code words in a second code word has an error, the second code word generated by encoding the plurality of first code words in chains and being a code word containing a plurality of partial data; and a second-code error correction section configured to correct the error in one partial data containing the first code word in which the error is detected of the plurality of partial data in the second code word, based on adjacent partial data adjacent to the one partial data. An error detection and correction unit includes: a first-code error detection section configured to detect whether or not each of a plurality of first code words in a second code word has an error, the second code word generated by encoding the plurality of first code words in ...more ...less
8
US9280455B2
Publication/Patent Number: US9280455B2
Publication date: 2016-03-08
Application number: 13/945,987
Filing date: 2013-07-19
Abstract: Provided is a memory control device, including a write control unit that sequentially designates a memory block, a write processing unit that writes write data in the designated memory block, a verifying unit that reads read data from the memory block and verifies whether or not the read data matches the write data for each of a plurality of memory cells, a retry inhibiting unit that inhibits a retry process from being performed in a memory cell in which the read data matches the write data among the plurality of memory cells, and a retry control unit that designates at least some memory blocks among the plurality of memory blocks and simultaneously executes the retry process when the read data does not match the write data in any one of the plurality of memory cells in which all the write data is written. Provided is a memory control device, including a write control unit that sequentially designates a memory block, a write processing unit that writes write data in the designated memory block, a verifying unit that reads read data from the memory block and verifies whether or not ...more ...less
9
US20150155885A1
Publication/Patent Number: US20150155885A1
Publication date: 2015-06-04
Application number: 14/528,555
Filing date: 2014-10-30
Abstract: Provided is an error correcting method including: executing, by an error-position detector, a determination process if a received word fails to satisfy a predetermined condition, the received word having a plurality of symbols, the determination process including determining if a determination-target symbol has an error or not, and detecting an error position, the error position being a position of the symbol having an error; changing, by a determination-target changing unit, the position of the determination-target symbol of the received word every time the determination process is executed; detecting, by an undetected-position detector, if the predetermined condition is satisfied, the error position of the symbol, for which the determination process is not executed, based on a relation between the error position and a variable generated from the received word; and correcting, by an error corrector, an error at the error position detected by the error-position detector and the undetected-position detector. Provided is an error correcting method including: executing, by an error-position detector, a determination process if a received word fails to satisfy a predetermined condition, the received word having a plurality of symbols, the determination process including determining if ...more ...less
10
US9110827B2
Publication/Patent Number: US9110827B2
Publication date: 2015-08-18
Application number: 14/049,248
Filing date: 2013-10-09
Abstract: An error detection and correction apparatus includes a code word read-out unit to execute read processing to read out a code word including a plurality of code elements by detection of an erasure position as read data from a memory address and to execute re-read processing to read out the code word as re-read data from the memory address after a predetermined time is elapsed from the time to read out the read data; a timing control erasure position detection unit to detect a position of the code element having a value not matched as the erasure position in the code word by determining whether or not the value is matched per the code word in the read data and the re-read data; and an error correction unit to correct an error based on the erasure position in the code word where the erasure position is detected. An error detection and correction apparatus includes a code word read-out unit to execute read processing to read out a code word including a plurality of code elements by detection of an erasure position as read data from a memory address and to execute re-read processing to ...more ...less
11
US20140223256A1
Publication/Patent Number: US20140223256A1
Publication date: 2014-08-07
Application number: 14/154,918
Filing date: 2014-01-14
Inventor: