Country
Full text data for US and EP
Status
Type
Filing Date
Publication Date
Inventor
Assignee
Click to expand
IPC
No.
Publication Number
Title
Publication/Patent Number Publication/Patent Number
Publication date Publication date
Application number Application number
Filing date Filing date
Inventor Inventor
Assignee Assignee
IPC IPC
1
US10256725B2
Publication/Patent Number: US10256725B2
Publication date: 2019-04-09
Application number: 15/461,687
Filing date: 2017-03-17
Inventor: Tajima, Hideyuki  
Abstract: According to an embodiment, a current detection circuit includes a transistor, an operational amplifier, and a transistor. In the transistor, the source and the gate are coupled to the source and the gate of a transistor which is provided on a high side of a drive circuit. The operational amplifier amplifies a potential difference between a drain voltage of the transistor and a drain voltage of the transistor. The transistor is provided over a current path through which a current flowing to the transistor flows, and which has the gate to which an output voltage of the operational amplifier is supplied. A value of the current flowing through the transistor is detected based on a value of the current flowing through the transistor. According to an embodiment, a current detection circuit includes a transistor, an operational amplifier, and a transistor. In the transistor, the source and the gate are coupled to the source and the gate of a transistor which is provided on a high side of a drive circuit. The ...more ...less
2
US10256728B1
Publication/Patent Number: US10256728B1
Publication date: 2019-04-09
Application number: 15/850,407
Filing date: 2017-12-21
Assignee: Apple Inc.
Abstract: An apparatus includes a plurality of pulse control circuits and a control circuit. A given pulse control circuit of the plurality of pulse control circuits may source a current pulse to the output power signal based on a comparison of a particular feedback signal of a plurality of feedback signals and a target voltage signal. The control circuit may offset a voltage level of each feedback signal of a first subset of the plurality of feedback signals. The first subset may exclude a first feedback signal. In response to a determination that a period of time has ended, the control circuit may offset a voltage level of each feedback signal of a second subset of the plurality of feedback signals. The second subset may include the first feedback signal and exclude a second feedback signal. An apparatus includes a plurality of pulse control circuits and a control circuit. A given pulse control circuit of the plurality of pulse control circuits may source a current pulse to the output power signal based on a comparison of a particular feedback signal of a plurality ...more ...less
3
US10250148B2
Publication/Patent Number: US10250148B2
Publication date: 2019-04-02
Application number: 15/915,680
Filing date: 2018-03-08
Inventor: Watamura, Hisashi  
Abstract: A printer includes a switching power supply circuit including a primary side circuit configured to perform a power switching operation, a secondary side circuit having a shunt regulator, a feedback configured to feed a comparison result between the output voltage output from the secondary side circuit and a reference voltage of the shunt regulator back to the primary side circuit to control the output voltage of the secondary side circuit, a control signal circuit configured to input a PSC signal input from an SOC to the photocoupler to control the output voltage of the secondary side circuit, and a switch circuit configured to cut off a current to be supplied to the shunt regulator in a case where the output voltage of the secondary side circuit is a low voltage in accordance with the input of the PSC signal. A printer includes a switching power supply circuit including a primary side circuit configured to perform a power switching operation, a secondary side circuit having a shunt regulator, a feedback configured to feed a comparison result between the output voltage output from the ...more ...less
4
US10250136B2
Publication/Patent Number: US10250136B2
Publication date: 2019-04-02
Application number: 15/780,356
Filing date: 2016-12-02
Inventor: Grimaud, Louis  
Abstract: A method for controlling a DC-DC converter including an energy accumulation element, an energy storage element and a switching element, said control method including the following steps implemented by a control unit: a step of generating a control signal for the switching element with a duty cycle α that is a function of information relating to the output electrical conditions of said converter; a step of controlling said switching element by means of said control signal; a step of compensating said control signal for a continuous conduction mode; a step of compensating said control signal for a discontinuous conduction mode; and a step of estimating the current operating mode of said converter in order to control the implementation either of the compensation step or of the compensation step as a function of the estimated current operating mode. The invention further relates to a DC-DC converter for implementing said control method. A method for controlling a DC-DC converter including an energy accumulation element, an energy storage element and a switching element, said control method including the following steps implemented by a control unit: a step of generating a control signal for the switching ...more ...less
5
US10243457B2
Publication/Patent Number: US10243457B2
Publication date: 2019-03-26
Application number: 15/801,241
Filing date: 2017-11-01
Abstract: A voltage regulator system, comprising: a switched capacitor (SC) regulator that operates at a switching frequency and receives an input voltage; and a controller configured to control an operation of the SC regulator by adjusting the switching frequency of the SC regulator based on efficiency. In some embodiments, the switching frequency is swept to determine a best efficiency. In some embodiments, the switching frequency is swept at each of a plurality of values for the input voltage. In some embodiments, the system includes further one or more switches in series with the SC regulator. In some embodiments, the SC regulator includes an output terminal that is coupled to a battery. A voltage regulator system, comprising: a switched capacitor (SC) regulator that operates at a switching frequency and receives an input voltage; and a controller configured to control an operation of the SC regulator by adjusting the switching frequency of the SC regulator ...more ...less
6
US10243469B1
Publication/Patent Number: US10243469B1
Publication date: 2019-03-26
Application number: 15/786,378
Filing date: 2017-10-17
Inventor: Liu, Pei-hsin   Lu, Bing  
Abstract: These teachings apply with respect to a direct current (DC)-output converter and provide for adjusting a number of switching pulses per burst cycle as a function, at least in part, of converter output loading. This adjustment can be made by controlling burst frequency with respect to at least one predetermined threshold frequency. The predetermined threshold frequency can comprise a non-audible frequency such that the number of switching pulses is adjusted to prevent the burst frequency from itself constituting an audible signal. The adjustment of the number of switching pulses per burst cycle may only occur when the output loading is less than a predetermined level of loading. These teachings may also provide for clamping the pulse frequency for the pulses in each burst package to a particular value when dynamically controlling the number of pulses in each burst package. The aforementioned particular value may constitute, for example, a highest available switching frequency. These teachings apply with respect to a direct current (DC)-output converter and provide for adjusting a number of switching pulses per burst cycle as a function, at least in part, of converter output loading. This adjustment can be made by controlling burst frequency with ...more ...less
7
US10205376B2
Publication/Patent Number: US10205376B2
Publication date: 2019-02-12
Application number: 15/446,513
Filing date: 2017-03-01
Inventor: Choi, Hang-seok  
Abstract: A switch control circuit includes a first pin connected to a first voltage, and a second pin connected to another end of a first resistor including an end connected to the first pin and a first capacitor. In the switch control circuit, at least two of first dead time information, second dead time information, and a protection mode are set by using a multi-voltage of the second pin. The first dead time information is information about a dead time of a first switch and a second switch controlling power supply, the second dead time information is information about a dead time for synchronous rectification, and the protection mode includes an auto-restart mode and a latch mode. A switch control circuit includes a first pin connected to a first voltage, and a second pin connected to another end of a first resistor including an end connected to the first pin and a first capacitor. In the switch control circuit, at least two of first dead time ...more ...less
8
US10205389B2
Publication/Patent Number: US10205389B2
Publication date: 2019-02-12
Application number: 15/596,399
Filing date: 2017-05-16
Abstract: A switching mode power supply (SMPS) configured for clearing an overvoltage condition. The overvoltage is determined by detecting that the output voltage has exceeded the input voltage by a limited amount. The overvoltage is cleared by repetitively turning on and then off the switches controlling the flow of energy to the SMPS in sequence until the excess charge resulting from the overvoltage is couple to circuit ground, and the output is reduced to within acceptable limits. A switching mode power supply (SMPS) configured for clearing an overvoltage condition. The overvoltage is determined by detecting that the output voltage has exceeded the input voltage by a limited amount. The overvoltage is cleared by repetitively turning on and then off the ...more ...less
9
US10211719B2
Publication/Patent Number: US10211719B2
Publication date: 2019-02-19
Application number: 15/551,635
Filing date: 2015-03-03
Inventor: Tanaka, Yuya  
Abstract: An electric power converter is provided, at low costs and in high efficiency, which also enables voltage conversion to be capable of dealing with sharp load variation, even when input voltage and output current ranges are wide. The converter includes a non-isolated buck-boost converter circuit for outputting a DC voltage by increasing or decreasing a voltage being inputted into the circuit, an isolated converter circuit for outputting a DC voltage to a load by inputting a DC voltage outputted from the non-isolated buck-boost converter circuit, and a control unit for controlling the non-isolated buck-boost converter circuit and the isolated converter circuit, whereby the control unit adjusts using only the non-isolated buck-boost converter circuit, by performing the control of a buck-boost voltage ratio between the voltage inputted thereinto and an output voltage of the isolated converter circuit, so as to make the output voltage coincident with its target value. An electric power converter is provided, at low costs and in high efficiency, which also enables voltage conversion to be capable of dealing with sharp load variation, even when input voltage and output current ranges are wide. The converter includes a non-isolated buck-boost ...more ...less
10
US10211740B2
Publication/Patent Number: US10211740B2
Publication date: 2019-02-19
Application number: 15/429,011
Filing date: 2017-02-09
Abstract: Systems and methods are provided for signal processing. An example error amplifier for processing a reference signal and an input signal associated with a current of a power conversion system includes a first operational amplifier, a second operational amplifier, a first transistor, a second transistor, a current mirror component, a switch, a first resistor and a second resistor. The first operational amplifier includes a first input terminal, a second input terminal and a first output terminal, the first input terminal being configured to receive a reference signal. The first transistor includes a first transistor terminal, a second transistor terminal and a third transistor terminal, the first transistor terminal being configured to receive a first amplified signal from the first output terminal, the third transistor terminal being coupled to the second input terminal. Systems and methods are provided for signal processing. An example error amplifier for processing a reference signal and an input signal associated with a current of a power conversion system includes a first operational amplifier, a second operational amplifier, a first ...more ...less
11
US10211742B2
Publication/Patent Number: US10211742B2
Publication date: 2019-02-19
Application number: 15/794,960
Filing date: 2017-10-26
Abstract: Soft switching in Boundary Conduction Mode (BCM) flyback converters using a fixed dead time is presented. Embodiments disclosed herein relate to switching circuits and more particularly to soft switching in single stage isolated flyback converters with single switch. Embodiments herein disclose systems for soft switching in single stage isolated flyback converters by combining selection of transformers turn ratio and by incorporating the fixed dead time. Soft switching in Boundary Conduction Mode (BCM) flyback converters using a fixed dead time is presented. Embodiments disclosed herein relate to switching circuits and more particularly to soft switching in single stage isolated flyback converters with single switch. Embodiments ...more ...less
12
US10211824B2
Publication/Patent Number: US10211824B2
Publication date: 2019-02-19
Application number: 15/795,132
Filing date: 2017-10-26
Inventor: Tsurumaru, Makoto  
Abstract: A semiconductor device includes a drive control circuit which drives a gate terminal of an IGBT. The drive control circuit includes a state machine control circuit, a base data memory and a current drive circuit which drives the IGBT on the basis of driving current information stored in the base data memory. The state machine control circuit reads out driving current information for rising stored in the base data memory a plurality of times in a predetermined time period and drives the current drive circuit at rising of a PWM signal, and reads out driving current information for falling stored in the base data memory a plurality of times in a predetermined time period and drives the current drive circuit at falling of the PWM signal. A semiconductor device includes a drive control circuit which drives a gate terminal of an IGBT. The drive control circuit includes a state machine control circuit, a base data memory and a current drive circuit which drives the IGBT on the basis of driving current information ...more ...less