Country
Full text data for US and EP
Status
Type
Filing Date
Publication Date
Inventor
Assignee
Click to expand
IPC
No.
Publication Number
Title
Publication/Patent Number Publication/Patent Number
Publication date Publication date
Application number Application number
Filing date Filing date
Inventor Inventor
Assignee Assignee
IPC IPC
1
US10200041B2
Publication/Patent Number: US10200041B2
Publication date: 2019-02-05
Application number: 15/340,423
Filing date: 2016-11-01
Abstract: An analog multiplexer may be used for sampling an input voltage that is capable of having a higher voltage level than an upper supply voltage. The analog multiplexer includes a plurality of input switch circuits and a shorting switch circuit. The plurality of input switch circuits include n-type or p-type laterally diffused field effect transistors (NLDFETs or PLDFETs). At least one of the input switch circuits includes a level shifting switch circuit that is able to sample an input voltage that is greater than the upper supply voltage for the multiplexer. A shorting switch circuit, at an output of the multiplexer, includes a capacitively coupled gate drive circuit and is configured to short a first differential output to a second differential output after the input voltage is sampled. An analog multiplexer may be used for sampling an input voltage that is capable of having a higher voltage level than an upper supply voltage. The analog multiplexer includes a plurality of input switch circuits and a shorting switch circuit. The plurality of input switch ...more ...less
2
US10256799B2
Publication/Patent Number: US10256799B2
Publication date: 2019-04-09
Application number: 14/521,113
Filing date: 2014-10-22
Assignee: SK hynix Inc.
Abstract: A semiconductor apparatus includes a direct access section, an interface section, and a through-via region. The direct access section receives first and second groups of input signals through a direct access pad, and generates first and second groups of control signals based on the first and second groups of input signals. The interface section comprises a plurality of channel circuits suitable for receiving a part or all of the first and second groups of control signals in response to a plurality of channel selection signals. The through-via region electrically couples the plurality of channel circuits and a plurality of stack dies to form a plurality of channels, respectively. A semiconductor apparatus includes a direct access section, an interface section, and a through-via region. The direct access section receives first and second groups of input signals through a direct access pad, and generates first and second groups of control signals based on ...more ...less
3
US10209307B2
Publication/Patent Number: US10209307B2
Publication date: 2019-02-19
Application number: 15/162,171
Filing date: 2016-05-23
Abstract: A multiple-level driver circuit, such as for providing several different signals to a device under test (DUT) in an automated test system, can include multiple diode bridge circuits. In an example, a first diode bridge circuit is configured to receive a multiple-valued input voltage signal, having at least two different DC voltage signal levels, at an input node and, in response, to selectively provide a corresponding multiple-valued output voltage signal at an output node. The first diode bridge circuit can operate in a conducting and non-commutated state when it is used to selectively provide the multiple-valued output voltage signal at the output node. A multiple-level driver circuit, such as for providing several different signals to a device under test (DUT) in an automated test system, can include multiple diode bridge circuits. In an example, a first diode bridge circuit is configured to receive a multiple-valued input ...more ...less
4
US10333508B2
Publication/Patent Number: US10333508B2
Publication date: 2019-06-25
Application number: 15/472,460
Filing date: 2017-03-29
Abstract: A semiconductor circuit is provided having a crossbar switch arrangement, which includes at least one multiplexer, an output of which corresponds to an output of the crossbar switch arrangement. The arrangement also includes: a set of input lines connected to data inputs of the multiplexer, the input lines extending along a first direction of the semiconductor circuit; and a set of select lines connected to select inputs of the multiplexer, the select lines extending along a second direction of the semiconductor circuit, where the second direction differs from the first direction. The multiplexer includes at least one multiplexing circuit for generating a multiplexed signal from signals present at the input lines and at least one primary output driver for generating an output signal from the multiplexed signal. A semiconductor circuit is provided having a crossbar switch arrangement, which includes at least one multiplexer, an output of which corresponds to an output of the crossbar switch arrangement. The arrangement also includes: a set of input lines connected to data inputs of the ...more ...less
5
US10306170B2
Publication/Patent Number: US10306170B2
Publication date: 2019-05-28
Application number: 15/601,071
Filing date: 2017-05-22
Inventor: Kim, Tae-gyu  
Assignee: SK hynix Inc.
Abstract: A comparison device includes a comparison block suitable for comparing an upper ramp signal or a lower ramp signal with a pixel signal, and outputting a comparison signal; a CDS block provided between a first input terminal into which the pixel signal is inputted and a negative input terminal of the comparison block, and configured to perform correlated double sampling; a second switch provided between a second input terminal into which the lower ramp signal is inputted and a positive input terminal of the comparison block; a third switch provided between a third input terminal into which the upper ramp signal is inputted and the positive input terminal of the comparison block; and a feedback control unit suitable for checking a magnitude of the pixel signal according the comparison signal and outputting a second control signal or a third control signal for controlling the second or third switch. A comparison device includes a comparison block suitable for comparing an upper ramp signal or a lower ramp signal with a pixel signal, and outputting a comparison signal; a CDS block provided between a first input terminal into which the pixel signal is inputted and a negative ...more ...less
6
US10250206B2
Publication/Patent Number: US10250206B2
Publication date: 2019-04-02
Application number: 15/730,918
Filing date: 2017-10-12
Inventor: Honda, Kazutaka  
Abstract: A voltage detection circuit includes two detection capacitors, which are paired and configured differentially, first to third detection switches, a drive part, a minimum selector and a maximum selector. The first detection switch is formed of a pMOS transistor, which opens and closes a path between one of the detection capacitors and an input node. The second detection switch is formed of an nMOS transistor, which opens and closes a path between the other of the detection capacitors and an input node. The third detection switch is formed of a series circuit of a pMOS transistor and an nMOS transistor, which open and close a path between two detection capacitors. The driving part turns on and off complementarily between the first and second switches and the third detection switch. The minimum selector applies a lower one of voltages of the input nodes as a substrate potential of the nMOS transistor. The maximum selector applies a higher one of the voltages of the input nodes as a substrate potential of the pMOS transistor. A voltage detection circuit includes two detection capacitors, which are paired and configured differentially, first to third detection switches, a drive part, a minimum selector and a maximum selector. The first detection switch is formed of a pMOS transistor, which opens and ...more ...less
7
US10250250B2
Publication/Patent Number: US10250250B2
Publication date: 2019-04-02
Application number: 15/689,491
Filing date: 2017-08-29
Abstract: The trend in wireless communication receivers is to capture more and more bandwidth to support higher throughput, and to directly sample the radio frequency (RF) signal to enable re-configurability and lower cost. Other applications like instrumentation also demand the ability to digitize wide bandwidth RF signals. These applications benefit from input circuitry which can perform well with high speed, wide bandwidth RF signals. An input buffer and bootstrapped switch are designed to service such applications, and can be implemented in 28 nm complementary metal-oxide (CMOS) technology. The trend in wireless communication receivers is to capture more and more bandwidth to support higher throughput, and to directly sample the radio frequency (RF) signal to enable re-configurability and lower cost. Other applications like instrumentation also demand the ability ...more ...less
8
US10389344B2
Publication/Patent Number: US10389344B2
Publication date: 2019-08-20
Application number: 15/038,588
Filing date: 2015-01-14
Assignee: MediaTek Inc.
Abstract: A voltage supply circuit is provided. The voltage supply circuit is capable of operating at a first mode and generates a loading current at an output node. The voltage supply circuit includes a plurality of inductors and a plurality of drier circuits. The plurality of inductors are coupled to the output node. Each inductor has an inductance value. The plurality driver circuits are coupled to the plurality of inductors respectively. The inductance value of a first inductor among the plurality of inductors is greater than the inductance values of the other inductor. A voltage supply circuit is provided. The voltage supply circuit is capable of operating at a first mode and generates a loading current at an output node. The voltage supply circuit includes a plurality of inductors and a plurality of drier circuits. The plurality of inductors ...more ...less
9
US10389348B2
Publication/Patent Number: US10389348B2
Publication date: 2019-08-20
Application number: 15/517,327
Filing date: 2015-10-13
Inventor: Kawamoto, Ippei  
Abstract: A temperature protection device includes temperature detection devices detecting the temperatures of switching elements and a control device controlling the switching elements. The control device stops driving of a first switching element the temperature of which rises to an overheat detection temperature and resumes the driving of the first switching element when the temperature of the first switching element drops to a return temperature. The control device controls timing of resuming the driving of the first switching element so that an undriven time period of the first switching element is longer in a case where at least one of the switching elements other than the first switching element is in a high load state when the temperature of the first switching element reaches the overheat detection temperature than that in a case where all the switching elements other than the first switching element are in a low load state. A temperature protection device includes temperature detection devices detecting the temperatures of switching elements and a control device controlling the switching elements. The control device stops driving of a first switching element the temperature of which rises to an ...more ...less
10
US10394740B1
Publication/Patent Number: US10394740B1
Publication date: 2019-08-27
Application number: 16/126,665
Filing date: 2018-09-10
Abstract: An apparatus includes a transistor with a control terminal, a first current terminal, and a second current terminal. The apparatus also includes a charge pump coupled to the control terminal of the transistor via a first and second paths. The first path comprises a first resistor and the second path comprises a second resistor in series with a diode. The first resistor has a higher resistance value than the second resistor. An apparatus includes a transistor with a control terminal, a first current terminal, and a second current terminal. The apparatus also includes a charge pump coupled to the control terminal of the transistor via a first and second paths. The first path comprises a first ...more ...less
11
US10236871B2
Publication/Patent Number: US10236871B2
Publication date: 2019-03-19
Application number: 15/795,366
Filing date: 2017-10-27
Inventor: Chan, On Bon Peter  
Abstract: A pulse width filtering circuit for filtering pulse signals includes an input transition detection circuit detecting change of state of an input signal, including a first transition from a low signal to a high signal and a second transition from the high signal to the low signal; a first delay circuit determining whether the high signal from the first transition is maintained longer than a first period and, if so, generating a first output indicative of the first transition, after the first period; a second delay circuit determining whether the low signal from the second transition is maintained for longer than a second period and, if so, generating a second output indicative of the second transition, after the second period; and a switching circuit connected to the first and second delay circuits and selectively outputting the first output and the second output, based on the state of the input signal. A pulse width filtering circuit for filtering pulse signals includes an input transition detection circuit detecting change of state of an input signal, including a first transition from a low signal to a high signal and a second transition from the high signal to the low ...more ...less
12
US2019109590A1
Publication/Patent Number: US2019109590A1
Publication date: 2019-04-11
Application number: 16/201,915
Filing date: 2018-11-27
Abstract: Embodiments herein may present an integrated circuit including a switch, where the switch together with other switches forms a network of switches to perform a sequence of operations according to a structure of a collective tree. The switch includes a first number of input ports, a second number of output ports, a configurable crossbar to selectively couple the first number of input ports to the second number of output ports, and a computation engine coupled to the first number of input ports, the second number of output ports, and the crossbar. The computation engine of the switch performs an operation corresponding to an operation represented by a node of the collective tree. The switch further includes one or more registers to selectively configure the first number of input ports and the configurable crossbar. Other embodiments may be described and/or claimed. Embodiments herein may present an integrated circuit including a switch, where the switch together with other switches forms a network of switches to perform a sequence of operations according to a structure of a collective tree. The switch includes a first number of input ...more ...less
13
EP2974016B1
Publication/Patent Number: EP2974016B1
Publication date: 2019-03-06
Application number: 14720851.6
Filing date: 2014-03-17
Inventor: Lee, Edward K. F.  
14
EP3522373A1
Publication/Patent Number: EP3522373A1
Publication date: 2019-08-07
Application number: 19153337.1
Filing date: 2019-01-23
Abstract: A switching circuit for use e.g. in class D switching audio amplifiers comprises a switching circuit stage comprising first (HB1) and second (HB2) half bridges with output nodes (Vout1, Vout2) configured for supplying an electrical load (L) via respective filter networks (Lo1, C1; LO2, C2). Control circuitry is provided to control alternate switching sequences of the transistors in the half bridges wherein a first pair of transistors comprising the high-side transistor (H2 resp. H1) in one (HB2 resp. HB1) of the half bridges and the low-side transistor (L1 resp. L2) in the other (HB1, resp. HB2) of the half bridges is switched to a non-conductive state, and a second pair of transistors comprising the high-side transistor (H1 resp. H2) in the other (HB1 resp. HB2) of the half bridges and the low-side transistor (L2 resp. L1) in the one (HB2 resp. HB1) of the half bridges is switched to a conductive state. A current flow line is provided between the output nodes (Vout1, Vout2) of the half bridges (HB1, HB2) comprising an inductance (Laux) between two switches (S1, S22). First and second capacitances (Caux1, Caux2) are coupled with the output nodes (Vout1, Vout2) of the half bridges (HB1, HB2). The control circuitry switches the first (S1) and second (S2) switches to the conductive state at intervals in the alternate switching sequences of the transistors in the half bridges between switching the first pair of transistors to a non-conductive state and switching the second pair of transistors to a conductive state. A switching circuit for use e.g. in class D switching audio amplifiers comprises a switching circuit stage comprising first (HB1) and second (HB2) half bridges with output nodes (Vout1, Vout2) configured for supplying an electrical load (L) via respective filter networks (Lo1 ...more ...less
15
EP2529483B1
Publication/Patent Number: EP2529483B1
Publication date: 2019-08-07
Application number: 11700683.3
Filing date: 2011-01-24
Inventor: Kraus, Randolf  
16
US10432184B1
Publication/Patent Number: US10432184B1
Publication date: 2019-10-01
Application number: 16/217,658
Filing date: 2018-12-12
Abstract: Channel switchover power multiplexer circuits, and methods of operating the same are disclosed. An example power multiplexer a first transistor coupled to a first input, a second transistor coupled to the first transistor to couple a first voltage at the first input to an output, a third transistor coupled to a second input, a fourth transistor coupled to the third transistor to couple a second voltage at the second input to the output, a diode amplifier to provide a third voltage to a gate of the first transistor to block a reverse current, and a soft-start amplifier to provide a fourth voltage to a gate of the fourth transistor to turn on (with adjustable VOUT ramp rate) the fourth transistor with a constant ramp rate. Channel switchover power multiplexer circuits, and methods of operating the same are disclosed. An example power multiplexer a first transistor coupled to a first input, a second transistor coupled to the first transistor to couple a first voltage at the first input to an ...more ...less