Country
Full text data for US and EP
Status
Type
Filing Date
Publication Date
Inventor
Assignee
Click to expand
IPC
No.
Publication Number
Title
Publication/Patent Number Publication/Patent Number
Publication date Publication date
Application number Application number
Filing date Filing date
Inventor Inventor
Assignee Assignee
IPC IPC
1
US7151379B2
Publication/Patent Number: US7151379B2
Publication date: 2006-12-19
Application number: 10/659,216
Filing date: 2003-09-09
Abstract: Briefly, a system that may facilitate system and line loop back diagnostic operations. In one possible implementation, a first transceiver may transmit test signals to a second transceiver. The second transceiver may include a transmitter with the capability to reduce jitter in received test signals prior to transmission of received test signals back to the first transceiver. The first transceiver may determine path integrity characteristics based on the test signals transmitted from the second transceiver. Briefly, a system that may facilitate system and line loop back diagnostic operations. In one possible implementation, a first transceiver may transmit test signals to a second transceiver. The second transceiver may include a transmitter with the capability to reduce jitter in ...more ...less
2
US7151384B2
Publication/Patent Number: US7151384B2
Publication date: 2006-12-19
Application number: 10/540,646
Filing date: 2004-01-23
Abstract: A plasma having a certain density is generated between a test electrode and an electrode on a display substrate comprising a TFT array which is a circuit under test, and a test signal is transmitted between the electrode and the test electrode via the plasma. With this technique, a probe means and a testing apparatus enabling measurement of the electrical characteristics of the TFT array formed on the display substrate in a non-contact manner can be provided. A plasma having a certain density is generated between a test electrode and an electrode on a display substrate comprising a TFT array which is a circuit under test, and a test signal is transmitted between the electrode and the test electrode via the plasma. With this ...more ...less
3
US7151385B2
Publication/Patent Number: US7151385B2
Publication date: 2006-12-19
Application number: 10/470,399
Filing date: 2002-01-22
Abstract: A method of manufacturing a contact probe includes an electroforming step of, using a resist film (522) arranged on a substrate (521) as a pattern frame having a shape corresponding to a contact probe, performing electroforming to fill a gap in the resist film (522) to form a metal layer (526), a tip end shaping step of obliquely removing and sharpening that part of the metal layer (526) which serves as a tip end portion of the contact probe, and a take-out step of taking out only the metal layer (526) from the pattern frame. A method of manufacturing a contact probe includes an electroforming step of, using a resist film (522) arranged on a substrate (521) as a pattern frame having a shape corresponding to a contact probe, performing electroforming to fill a gap in the resist film (522) to form a ...more ...less
4
US7151387B2
Publication/Patent Number: US7151387B2
Publication date: 2006-12-19
Application number: 10/672,487
Filing date: 2003-09-26
Abstract: A system (5) for testing and failure analysis of an integrated circuit (10) is provided using failure analysis tools (40, 50, 60). An analysis module (30) having a number of submodule test structures is incorporated into the integrated circuit design. The test structures are chosen in dependence upon the failure analysis tools (40, 50, 60) to be used. The rest of the integrated circuit contains function modules (20) arranged to provide normal operating functions. By analysing the submodule test structures of the analysis module (30) using the failure analysis tools (40, 50, 60), physical parameters of the integrated circuit (10) are obtained and used in subsequent testing of the function modules (20) by the failure analysis tools (40, 50, 60), thus simplifying the testing of the integrated circuit (10) and reducing the time taken to perform a failure analysis procedure. A system (5) for testing and failure analysis of an integrated circuit (10) is provided using failure analysis tools (40, 50, 60). An analysis module (30) having a number of submodule test structures is incorporated into the integrated circuit design. The test structures are ...more ...less
5
US7151399B2
Publication/Patent Number: US7151399B2
Publication date: 2006-12-19
Application number: 11/049,442
Filing date: 2005-02-02
Inventor: Kaizuka, Masao  
Abstract: A technique for generating multiple clock signals using a frequency generator for generating a common clock signal. A first digital divider and multiplier receives the common clock signal and produces a first clock signal. A second digital divider and multiplier receives the common clock signal and produces a second clock signal, the second clock signal being at a different frequency than the first clock signal. A third digital divider and multiplier receives the common clock signal and produces a third clock signal, the third clock signal being at a different frequency than the first clock signal and the second clock signal. The common clock signal can be the greatest common measure of the first, second and third clock signals divided by a multiple of two. A technique for generating multiple clock signals using a frequency generator for generating a common clock signal. A first digital divider and multiplier receives the common clock signal and produces a first clock signal. A second digital divider and multiplier receives the ...more ...less
6
US7151405B2
Publication/Patent Number: US7151405B2
Publication date: 2006-12-19
Application number: 10/891,283
Filing date: 2004-07-14
Inventor: Nezami, Mohamed K.  
Abstract: Reducing a non-linearity effect of a power amplifier includes receiving signals at off-line inverse and forward models. The signals include an input signal, a pre-distorted signal, and an output signal. The output signal exhibits distortion with respect to the input signal, where the distortion includes an impairment effect and a non-linearity effect. The impairment effect is reduced in accordance with the signals. A memory depth of the power amplifier is estimated in accordance with the signals to generate memory information. Non-linearity of the power amplifier is estimated in accordance with the memory information. Pre-distortion information is calculated according to the estimated non-linearity. The non-linearity effect is reduced using the pre-distortion information. Reducing a non-linearity effect of a power amplifier includes receiving signals at off-line inverse and forward models. The signals include an input signal, a pre-distorted signal, and an output signal. The output signal exhibits distortion with respect to the input signal ...more ...less
7
US7151413B2
Publication/Patent Number: US7151413B2
Publication date: 2006-12-19
Application number: 11/002,497
Filing date: 2004-12-02
Inventor: Lin, Chi-hung  
Abstract: A low noise charge pump for use in a PLL-based frequency synthesizer. The charge pump includes a timing controller and a plurality of charge-pump circuits. The timing controller receives a reference signal to generate a plurality of enable signals having non-overlapping phases, where the frequency of each enable signal is equal to that of the reference signal divided by the number of the enable signals. The charge-pump circuits are coupled in parallel and operate in a time-interleaved manner according to the enable signals. In response to a first and second control signal, the charge-pump circuits are able to generate respective output currents which are multiplexed together to form a charge-pump current. A low noise charge pump for use in a PLL-based frequency synthesizer. The charge pump includes a timing controller and a plurality of charge-pump circuits. The timing controller receives a reference signal to generate a plurality of enable signals having non-overlapping phases ...more ...less
8
US7151420B2
Publication/Patent Number: US7151420B2
Publication date: 2006-12-19
Application number: 11/023,879
Filing date: 2004-12-23
Abstract: An electro-magnetically shielded slot-transmission line is formed by metallizing the opposing sides of a slot cut through a dielectric substrate. A ground plane is deposited on the bottom of the substrate. Conductive vias through the substrate and that contact the ground plane are located on both sides of the metallized slot surfaces. Conductive pads on the upper surface and which contact the vias provide additional shielding. An electro-magnetically shielded slot-transmission line is formed by metallizing the opposing sides of a slot cut through a dielectric substrate. A ground plane is deposited on the bottom of the substrate. Conductive vias through the substrate and that contact the ground plane ...more ...less
9
US7151423B2
Publication/Patent Number: US7151423B2
Publication date: 2006-12-19
Application number: 11/108,484
Filing date: 2005-04-18
Abstract: A demultiplexer receives a multiplexed signal, in which a plurality of electrical signals with mutually different frequencies are multiplexed together, and divides the multiplexed signal into the electrical signals. The demultiplexer includes at least one line for propagating the multiplexed signal and a plurality of resonators arranged along the line. The dispersion characteristic of the line has a nonlinear portion, caused by electromagnetic coupling between the line and the resonators, and the phase velocities of the electrical signals which propagate through the line change according to their frequencies. A demultiplexer receives a multiplexed signal, in which a plurality of electrical signals with mutually different frequencies are multiplexed together, and divides the multiplexed signal into the electrical signals. The demultiplexer includes at least one line for propagating ...more ...less
10
US7151058B2
Publication/Patent Number: US7151058B2
Publication date: 2006-12-19
Application number: 10/879,203
Filing date: 2004-06-30
Inventor: Lee, Sang-mi  
Abstract: In a method for removing a nitride layer of a semiconductor device, an etchant including about 15 to about 40 percent by volume of hydrofluoric acid, about 15 to about 60 percent by volume of phosphorous acid, and about 25 to about 45 percent by volume of deionized water is prepared. The etchant is provided onto a nitride layer that is formed on a bevel, a front side or a backside of a substrate to remove the nitride layer. The substrate is rinsed using deionized water, and then the substrate is dried. The etchant rapidly removes the nitride layer at a relatively low temperature to avoid damage to the substrate. In a method for removing a nitride layer of a semiconductor device, an etchant including about 15 to about 40 percent by volume of hydrofluoric acid, about 15 to about 60 percent by volume of phosphorous acid, and about 25 to about 45 percent by volume of deionized water is ...more ...less
11
US7151064B2
Publication/Patent Number: US7151064B2
Publication date: 2006-12-19
Application number: 10/469,288
Filing date: 2002-10-29
Abstract: An optical glass suitable for mold forming having a metal composition in wt % in terms of metal oxides calculated from the composition of the following components: P2O5 34–50%, Li2O 2–9%, Na2O 7–28%, K2O 3–27%, provided that the total of R2O is 17–41% (R: Li, Na, K), Al2O3 6.5–30%, ZnO 0–22%, BaO 0–21%, SrO 0–18%, CaO 0–16%, MgO 0–14%, provided that the total of R′O is 0–34% (R′: Zn, Ba, Sr, Ca, Mg), ZrO2 0–1.5% and F 1.5–32% relative to the total weight of the oxides, and exhibits a glass transition temperature (Tg) of 350° C. or lower and a specific gravity (Sg) of 3.1 or less and is excellent in chemical durability. The optical glass can be press formed at a low temperature of about 270 to 400° C. An optical glass suitable for mold forming having a metal composition in wt % in terms of metal oxides calculated from the composition of the following components: P2O5 34–50%, Li2O 2–9%, Na2O 7–28%, K2O 3–27%, provided that the total of R2O is ...more ...less
12
US7151086B2
Publication/Patent Number: US7151086B2
Publication date: 2006-12-19
Application number: 10/228,808
Filing date: 2002-08-26
Abstract: Purified BMP-17 and BMP-18 proteins and processes for producing them are disclosed. DNA molecules encoding the BMP-17 and BMP-18 proteins are also disclosed. The proteins may be used in the treatment of bone, cartilage, other connective tissue defects and disorders, including tendon, ligament and meniscus, in wound healing and related tissue repair, as well as for treatment of disorders and defects to tissues which include epidermis, nerve, muscle, including cardiac muscle, and other tissues and wounds, and organs such as liver, lung, epithelium, brain, spleen, cardiac, pancreas and kidney tissue. The proteins may also be useful for the induction of growth and/or differentiation of undifferentiated embryonic and stem cells. Purified BMP-17 and BMP-18 proteins and processes for producing them are disclosed. DNA molecules encoding the BMP-17 and BMP-18 proteins are also disclosed. The proteins may be used in the treatment of bone, cartilage, other connective tissue defects and disorders, including ...more ...less
13
US7151088B2
Publication/Patent Number: US7151088B2
Publication date: 2006-12-19
Application number: 11/230,503
Filing date: 2005-09-21
Abstract: The invention relates to a novel dietary supplement mixture having improved neuroprotective activity and preventing, ameliorating or counteracting neurodegeneration and preventing, counteracting and/or improving cognitive function decline. It also provides a dietary supplement, which is to be administered in an oral dosage form. The invention relates to a novel dietary supplement mixture having improved neuroprotective activity and preventing, ameliorating or counteracting neurodegeneration and preventing, counteracting and/or improving cognitive function decline. It also provides a dietary supplement ...more ...less
14
US7151089B2
Publication/Patent Number: US7151089B2
Publication date: 2006-12-19
Application number: 10/861,219
Filing date: 2004-06-04
Abstract: Disclosed are compounds, compositions and methods for treating viral infections caused by a flaviviridae family virus, such as hepatitis C virus. Such compounds are represented by Formula I as follows: wherein, R, Y, W, W1 and W2 are as defined herein.
15
US7151170B1
Publication/Patent Number: US7151170B1
Publication date: 2006-12-19
Application number: 09/980,364
Filing date: 2000-06-02
Abstract: The present invention provides for a gene obtained during the induction of microspore embryogenisis. The protein encoded by this gene renders plant cells embryongenic, and increases the regenerative capacity of the plant cell. Also disclosed is the regulatory region of this gene and its use for directing the expression of a gene of interest within a suitable host cell. The present invention provides for a gene obtained during the induction of microspore embryogenisis. The protein encoded by this gene renders plant cells embryongenic, and increases the regenerative capacity of the plant cell. Also disclosed is the regulatory region of this gene ...more ...less
16
US7151173B2
Publication/Patent Number: US7151173B2
Publication date: 2006-12-19
Application number: 10/391,008
Filing date: 2003-03-19
Abstract: A nonionic water-soluble cellulose ether is characterized in that when 3 pbw of the nonionic water-soluble cellulose ether is added to a mixture of 90 pbw of cordierite, 10 pbw of ordinary Portland cement, and 33 pbw of water, immediately followed by kneading at 20° C. and 20 rpm, a maximum torque for kneading is reached within 180 seconds from the addition. It is suitable as an admixture for extrudable hydraulic compositions. The hydraulic composition to which the inventive admixture is added can be kneaded within a brief time into a uniform mass which is smoothly extrudable. A nonionic water-soluble cellulose ether is characterized in that when 3 pbw of the nonionic water-soluble cellulose ether is added to a mixture of 90 pbw of cordierite, 10 pbw of ordinary Portland cement, and 33 pbw of water, immediately followed by kneading at 20° C. and ...more ...less
17
US7151174B2
Publication/Patent Number: US7151174B2
Publication date: 2006-12-19
Application number: 11/264,281
Filing date: 2005-11-01
Abstract: The invention provides a process for making compounds of the general formula I: wherein R2, R4, R5, R11 and Q are defined as in claim 1. The compounds of the general formula I are effective inhibitors of HIV reverse transcriptase.
18
US7151181B2
Publication/Patent Number: US7151181B2
Publication date: 2006-12-19
Application number: 11/351,783
Filing date: 2006-02-10
Abstract: Methods are provided for improving production of 3,5-diethyl-1,2-dihydro-1-phenyl-2-propylpyridine (DHP). In one illustrative embodiment, the methods involve controlling the rate of reaction and temperature of the reaction during formation of DHP. In another illustrative embodiment, the methods involve neutralizing the acid catalyst subsequent to DHP formation. Methods are provided for improving production of 3,5-diethyl-1,2-dihydro-1-phenyl-2-propylpyridine (DHP). In one illustrative embodiment, the methods involve controlling the rate of reaction and temperature of the reaction during formation of DHP. In another illustrative ...more ...less
19
US7151189B2
Publication/Patent Number: US7151189B2
Publication date: 2006-12-19
Application number: 10/250,269
Filing date: 2003-06-19
Abstract: A method for recovering a product mixture from a waste stream in a diaryl carbonate manufacturing process comprising reacting the waste stream with an alkyl alcohol to form a reaction mixture, and separating the product mixture from the reaction mixture.